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thesis describes and implementation of a low-cost speed data 
for the Hubble Hydrogen Survey (HSHS). 
Hubble Urlr'A"'''' Survey was in an effort to a low-cost 
an all sky survey with the goal to 
a 3-dimensional of the bulk Hubble usmg ufir'Olo"n 21 cm 
dissertation investigates the design to see how each of the user 
cations set the team in [33] could be achieved in terms of design 
component selection and schematic The final design, AstroGIG. satisfies the user 
specifications data up to a full power 1.7GHz with an instanta­
neous bandwidth :S;250MHz while maximizing the dynamic range. AstroGIG 
processes, stores and finally transmits the data through a 4-1ane interface to 
a standard PC the majority of processing is The system 
tation is then where to the process transforming schematics 
into a physical and HSHS through 
Ilyperlynx to give a of certainty that and 
production would be successful. Results from tests on the actual hardware characteriz­
ing the overall performance are are drawn on these 
results and for future work and design improvements are recommended. 
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- Analogue Front is the named to the group components be­
tween the SMA and 
BALUN B alancedIU nbalanced A device used to connect a circuit 
balanced) one of whose two conductors is to a two conductor circuit (balanced) VUIIU\."U 
of whose is grounded and visa versa. 
DDR Double Data Rate 
DLL ­ Delay "-'V,,",I'\.,U 
ECM ­ Extended Control Mode. This is the named given to 
eight 32-bit internal are updated the 3-wire serial 
SPI interrace - in to control features. 
operation whereby 
- similar to an 
ENOB- Number of Bits 
FPBW ­ Full Power Bandwidth Bandwidth) 
FPGA ­
architecture with a matrix of logic 
They feature a 
surrounded by a 
gate-array-like 
of I/O cells. 




Harmonic Distortion Overtones produced when a simple wave is sent 

a circuit with electrical This is usually measure in dBc. 

HSTL-High Transistor 
JTAG Joint Action Test Group. Interrace for in-circuit and 















Noise Figure Noise of a receiver is a measure of how much the receiver degrades 
the ratio of signal to incoming signal. It is related to the minimum detectable 
signal. 
RAM Random Access LY,H.,U'V' 
SERDES- the name given to FPGA high 
SFDR - Spurious Free 
SINAD - Signal to Noise and The ratio total to the sum of noise 
and harmonics. 
SWR - Standing Wave Ratio. measurement the amount of RF energy reflected 
back into the transmitter by the antenna. 













Many physical quantities in the are continuous-valued and can often be 
as analogue values are many advantages to 
data processing this is the predominant method 
bridge between """"Vi',U'v is now the Analogue-to-Digital 
verter (ADC). Ultra been released I with rates 
extending up to 
of these ADCs are "'V',\.cUl'vU at 8-bits, rise to 
Although computing have increased, where inexpensive standard can per­
form real-time Fast (FFf) with bandwidths of a 
hertz [33], specialized is required to process data rates pv!'pn,rlln,a 
Hertz range. In the past, hardware modules were application specific and could not 
be easily upgraded to accommodate for technological advances. 
Law, they would become before they were commissioned [1]. thus 
been a shift away computing to reconfigurable archi lectures. 
These developed using dedicated Field Gate Ar­
rays allow the adjustment of the data processing pipeline without the need to 
modules. FPGAs allow over 10 times the power of existing 
systems and are implemented in applications data rates and 
digital signal [1]. A working of architec­
ture can be seen in the the Emulation which is fully 
documented in [14, 1]. 
An both high-end conversion and is pro­
posed in the of the data processing unit the array telescope for the 
Hubble Hydrogen Survey (HSHS). The is to describe 
the and implementation of a n-SDt:t:U data capture card for the 
ISee National Semiconductor website www.national. com \ Atmel website www.atmel. com 















HSHS. Specifically, concepts relating to high speed digitization, the design process, im­
plementation via firmware coding and finally testing through different testing strategies 
are discussed. 
1.1 Background of Investigation 
Modem understanding - through recent observations [73, 2] - reveals a universe that is 
expanding at an accelerating rate . This acceleration is thought to be attributed to the phe­
nomenon of 'Dark Energy' or in other terms, a negative pressure acting as an anti-gravity 
agent. A wide variety of methods have been proposed to measure the expansion history. 
Measurement of baryon acoustic oscillations have shown the most promising results2 . 
However, using this method "only the brightest one percent of the of luminosity function 
need to be detected to reach the cosmic variance limit" and thus an all sky redshift survey 
would constrain this expansion history [33]. 
According to Professor Jeffrey B. Peterson [33], in order "to detect the 21 cmfluxfrom 
high redshift galaxies, across the entire sky, in less than a year ofobservation, requires a 
collecting area of several hundred thousand square kilometers. Such a telescope would 
be about a factor ten larger than any in existence today." It is therefore proposed that an 
all sky redshift survey be carried out whereby cylindrical reflectors could be used [33] . 
These would be constructed by suspending a flexible cable to a support at either end which 
under tension of gravity, would take on an almost parabolic shape. 'Back-side' stay cables 
could be added to keep the structure stable under varying wind conditions. Cylindrical 
reflectors became popular in the 1950's because of their large collecting area and low­
cost design. The flaw in this design was the many expensive cryo-genically cooled low­
noise amplifiers that were required for each node on the cylindrical array. The invention 
of HEMT low-noise amplifiers (LNA) and advances in RF and digital electronics have 
renewed interest in this reflector topology as a viable option in modem radio astronomy. 
An example of a fixed mesh cylindrical reflector can be seen in the Molonglo Observatory 
Synthesis Telescope (MOST) of Figure 1.1 located near Canberra, Australia. The MOST 
is operated by the School of Physics of the University of Sydney and was constructed 
during the 1960's 3 . 
1.2 Project Scope 
The Hubble Space Hydrogen Survey was initiated in an effort to build a low-cost radio 
telescope for such an all sky redshift survey. The observational goal is to produce a 3­
2Refer to http://tSweb . lanl . gov/people/heitmann/darkuniverse/ bao . html for more infor­
mation 











Figure 1.1: The Molonglo Observatory Synthesis Telescope (MOST) 
dimensional mapping of the bulk Hubble Sphere4 using Hydrogen 21cm emissions. A 
prototype version of the HSHS, illustrated in Figure 1.2, is being constructed at Carnegie 
Mellon University, USA. The evenly spaced feeds from each node on the cylindrical re­
flector are summed with a small time delay as described in l33J and Digital Signal Pro­
cessing (DSP) is performed on the output feeds. 
In late 2006, one of the project drivers, Prof. Jeffrey B. Peterson (Carnegie Mellon Uni­
versity) approached the University of Cape Town (UCT) and the Karoo Array Telescope 
(KAT) to design data capture hardware, optimized for use in a standard PC environment. 
This hardware would form part of the analogue-to-digital conversion process required for 
data capture and processing (Figure 1.2). The scope of the proposal included the design 
and implementation from schematic level through to PCB design, layout and testing. 
1.3 User Specification 
The requirements are extracted from [33], defining the design specifications, functional­
ity and any other constraints to which the final product must comply. These identified 
requirements were refined and finalized in further discussions with Prof. Peterson. 
1.3.1 User requirements 
The user requirements are: 
• 	The Analogue-to-Digital Conversion process shall have an analogue bandwidth 
Brange of 500MHz to 1500MHz. 
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Figure 1.2: System Architecture of the Hubble Sphere Hydrogen Survey 
• The instantaneous sampling bandwidth Binst is set at 200MHz. 
• Simultaneous sampling of two independent channels with 8 bits sampling resolution 
per channel. 
• The theoretical maximum analogue input signal is to be 1 Vpp into son as per other 
industry standard digitizers such as the Acqiris digitizer rangeS. 
• On-board 	ADC sampling clock running at ~500MHz - referenced to a frequency 
ire! = IOMHz - for remote application. 
• 	The digitizer card should be capable of accepting an external sampling clock and 
trigger. The trigger must be able to be synchronized with the system clock to ensure 
coherence . 
• A FPGA must be chosen from the ECP2M device family from Lattice Semiconduc­
tor [43] . 
• Communications between the digitizer card and the host PC is to utilize a 4-lane 
PCI -Express architecture . 
• Frequency resolution to be acquired by Digital Signal Processing (DSP) should be 
ires ::; 25kHz which equates to ~ 40fls of sampling time per channel at a sampling 
rate of 500MSPS6 . 
5See Acqiris website www.acqiris.com 












1.3.2 Functional Requirements 
The are the the must be capable of npr'tArrn in order to 
satisfy the scope of Section 1.2: 
1. 	 the analogue signal with bandwidth and the appli­
cation. 
2. samples by latching the data into the FPGA where it can be buffered, ma-
and translated peripherals and The FPGA is 
to act as the control signals to all peripherals. 
3. 	Stream data across the link for DSP. 
4. 	 FPGA must support reconfiguration through uploading a new 
through the bus. 
S. 	 Act as a 'stand-alone' unit that does not to be inserted into a 
is accomplished by uploading the *.bit configuration 
the FPGA with Lattice 1SPVM USB Cable, either JTAG or SPI 
programming. The later option the user with a non-volatile method 
of storing the FPGA data. 
1.4 Requirement Analysis 
considers the user specifications translates them into pure 
engineering terms, thus how each can be achieved. 
analysis showed the user requirements to be very with many the 
aspects already Therefore, no or cost/benefit 
was conducted into other FPGA manufacturers (ie: or Altera) nor standard 
(ie: PCI, The design had to exhibit a clear separation between 
the analogue and digital modules to limit contamination and degradation of the sampled 
The design 1.3 was out as the most efficient 
tive strategy as it interfaces eliminating the 
for complex bussed networks8. This allows interface to be designed, 
and debugged for the 
with respect to signal impedance and matching. 
The modules within 1.3 that were not in the user specifications and which 
to the required functionality are: 
in the Lauice Semiconductor ISPLever toolkit 

8Echoed in Xilinx, National Semiconductor and Lattice Semiconductor reference 
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1. 	 SMA nnn""'TA'rc mounted on the front side the PCB to accept the analogue 
signal input external trigger and 
2. 	 An Analogue Front-End (AFE) is necessary to the input signal to meet 
the full range of the ADC as well as matching the input impedance 
the reflections. 
3. 	 allows the temperature drift of the sampled 
modelled. The can power-down the ADC if the 
devices enters run-away. 
4. 	 High me:m()ry for data storage and The implementation the 
external does not form part of the scope but is included 
development of the 'data streaming' 




6. 	 communications through JTAG for system control and 
also mounts boards or a to the 
7. 	 to switch/toggle the with suitable 
8. 	 Power supplies with the correct and timing The 
would be independently with supervisor ICs. 
9. 	 StatuslDebugging indicators such as and LEDs 
Dissertation 
structure of this dissertation is as 
2 describes the system within the architecture 1.3. Special 
attention is directed to resulting in design "",-,,_,,-,,'V' '<JV"""" selection 
schematic capture. Various aspects of design and are validated 
calculation and Project schematics are hierarchically captured in 
Mentor DxDesigner, software package an easy-to-use, scalable 
interface capable of with multiple layout across a wide variety of 
platforms, 
"'JlI~IJL"'" commences by the principles of Ullrl"'_I"l" with a view 
to understanding the criteria for ADC specification, in terms inception into the HSHS. 


















to digital with the high 
conducted where two potential dual 8-bit 500MSPS samplers are identified. These ADCs 
are compared with to their characteristics, resulting in the selection 
of the Semiconductor A functional description this ADC is 
given, showing implementation. This ADC requires a full 
ential input ~7S0mVpp while in Extended Control Mode (ECM) and 
differ-
of the 1 Vpp input is The of BALUN 
transformers to convert from a single-ended to differential input is with 
being that of power consumption, operating frequency and distortion. 
simulations of BALUN line equations, predict the required input 
voltage of 1 allowing the attenuator/gain system to be fully designed. Care 
the 
is taken as not to reach the <'{'"nnt'pI;:" 
of the selected components. A critical of sampling 
then introduced. Jitter on the sampling clocks results in sampling 
of any 
clock jitter, is 
errors which 
the overall system SNR. The maximum allowable clock is calculated to be 
2.44psRMS for a frequency up to the Nyquist rate. With this ,,,,,,uV", the design of 
the frequency consisting of a PLL, Filter and VCO - is 
discussed and simulated to validate to the maximum specification.UIOLU\J'll 
is then diverted away 
memory. Several high 
QDRII memory. Considerations in implementing this memory with the ECP2M FPGA 
are The project does not require an in-depth of the 
architecture because interconnect attributes, fabric management etc. would be 
within the FPGA and OTS PC Therefore, only an 
overview of the PCI-Express and Electro-Mechanical specifications considered 
stages are interfaces are overviewed, but form 
part of hardware verification. The and the ECP2M FPGA 
is fully described with reference to I/O clock mana):;ennerlt, SERDESIPCS and 
in the 
an 
the design of the network in terms 
of power estimation, distribution and sequencing is discussed. 
non-volatile configuration. 
sections. The isThis then concludes both and digital 
so achieved: 
'-WL'-Hl" into pure electrical • Issues encountered in the user 
neering terms are UI3,",U;'3,""U. 
and simulation. • Design decisions are justified through 
• Components selected. 













• System design is shown to have the capability of conforming to the user 
tion. 
• Schematics funy in DxDesigner. 
CHAPTER 3 focuses on phase of the project are dis­
cussed relating to the DrClce~;s schematics into a PCB. For refer­
ence purposes every a formal name the 
verifi -AstroGIG. The chapter is divided into two subdivisions, 
cation through simulation) and software implementation: 




based are used in the production of the 

production specifications set the 
 routing and place­
ment constraints to which the PCB could be implemented. Motivation is offered 
with a particular card profile and FR-4 stack-up. Routing 
rules such as impedance II"I l'-I. II II.];:; differential pairs and length 
matching are formulated. These rules define the constraints for the auto­
route nrr,ro",o<' With the stack-up chosen and rules concerns about power 
multiple board voltage levels are Component 
ment in to minimize crosstalk and in sensitive signals is justified. 
,,""Ar." simulations are performed on all nets using IBIS mod­
els lO . Simulation models are investigated to the the non-monolithic behav­
ior of certain waveforms about VO trip points. A method for waveform rise-time 
is found to rectify the problem. simulations are time consum­
because only a selective group - defined by a crosstalk voltage range - can be 
Batch simulations are in order to simultaneously 
of any amount of nets on the en­
tire PCB iteration. firmware design can be derived 
these simulations. Finally, a the final product with 
market equivalents to confirm a 'low-cost' design. Design CAM docu­
(Gerber files) can be F. 
<'IIT"':P""" 
in programming the in order 
to it 'up and running' using the .LJ"""'V Software is listed. A summary the 
modular firmware design for into the HSHS is 
• Software Implementation: 
At this can be concluded: 












• Decisions as to FR-4 stack-up, component placement, 	 distribution 
and routing were seen to bare heavily on reducing and 
ing SI. 
• Hyperlynx 	 an invaluable tool in signal integrity analysis and gives a high 
degree of that implementation and would be success­
ful. 
• 	The high of the QDRII are fully simulated 
and should ~~r",~r~ as specified in their 
• 	The AstroGIG is of competing with OTS with the same func­
tionality in a cost environment. 
• 	The finalized PCB is routed, simulated and 
CHAPTER 4 centres around the results of tests on the final system to val­
idate functionality and performance. Functional 
tests serve to does what is to the specification 
of Section where as performance testing characterizes the analogue behavior. This 
testing tnr'I1<"'C on validating and then secondly com­
bining each to fulfill the required functionality scope. The obtained 
results are and analyzed. 
A range of functional system tests are out to check factors such as power 
supply JTAGlflash programming and resets. The 3-wire serial inter­
faces and ADC) are then probed so see if the correctly configures and 
calibrates the devices. Once these tests have been deemed successful, the functionality 
of the is assessed the manipulation of the PCl
;'I£UUUt,'" IP Core Demo for Lattice ECP2M and SCM[44J. The original 
1_ is x4 PCI Express Evalua­
tion Board is altered through file' to match the 
schematics. This PCI-Express demonstration is defined to prove the and 
of reading/writing data to via the PCI-Express interface. 
With the functionality testing completed, system performance is assessed. AFE is 
shown to exhibit ~ 3.45dB gain and the single-ended to conver­
sian the predicted behavior. input port voltage reflection (SII) for 
both channels is an input frequency range where 
Frequency 	 and performance is evaluated with respect 






















I!;;;;;;;==:J -I DIP Switch 1 
PCI 
Memory 
Space Xl Lane PCI-Express 
Figure IA: PCI-Express Demonstration HDL and Software 
to voltage and power levels, jitter and tuned frequency, Oscilloscope wavefonns are cap­
tured to show that these parameters meet the designed clock signal requirements with 
;:::: 1 Vpp differential amplitude, ;:::: 500MHz frequency and;:::: 1 ,86psRMS jitter. 
Sampled datasets of various input signals of frequency 5MHz::; /;n ::; IAGHz are acquired 
by using an external clock source, These sampled datasets are transmitted to the PC via 
the RS232 interface where they are analyzed in MATIAB 7,0, The time domain data is 
plotted and a FFf is used to transfonn the data into the frequency domain where the SFDR 
can be determined , 
The chapter concludes with an analysis of the testing results where conclusions surround­
ing issues relating to both of the above categories are presented and discussed, 
CHAPTER 5 is where the conclusions that will be drawn up as to the success of the 
project are identified, Based on these conclusions, suggestions for future work and design 
improvements will be recommended, 
Briefly the conclusions are: 
• A hardware platform was developed that conformed to the user requirements for 
the HSHS, The design and implementation process included: 
- Transforming the user specifications into pure electrical engineering terms as 
well as understanding the principles and concepts involved in mixed signal 
design (analogue and digital signals), 
- Schematic capture, board layout/routing and simulation of routed PCB with 
the interpretation of the simulated results in making minor adjustments to the 
design, 












• A low cost 	 was as the AstroGIG is approximately ZAR 8000 
cheaper than an unit with similar functionality. by the ASlroGIG 
having times better theoretical data rate than these units, it is 
approximately the same order of magnitude more cost effective to implement. 
• The system showed that it was capable of functioning within the Pel-Express envi­
ronment across multiple operating 
• 	The analogue of the was found to be adequate for the 
the HSHS. The floor was seen to be at ~-65dB, 
with an for both input channels. The actual SFDR 
could be higher as the frequency artifacts can be attributed to the coupling FM 
radio 10SMHz), harmonics of the sampling aliasing back 
Nyquist zone and the drifting of the both the and sampling clock 
sources. 
Based on these conclusions, the following iua'LlV.'" were 
• Further the firmware to allow captured samples to be streamed across the x4 PCI-
interface at an rate. 
• Develop an open-source driver that 	 the sampled to a memory 
for user without the need for proprietary software. 
• the 	 data and 
• Design improvements 	 listed in Appendix E - should be incorporated in subsequent 
versions the 
• Extend the 	 lane width to S in order to theoretical output 
data rate of :S2GB/s and negate latency issues. 
ApPENDIX A - BALUN Simulation Octave 
This shows the Octave source code for the simulation the ana­
front end. 
B Power Consumption Estimation 
This gives the tabulated results of the power estimation Power-
Calc. 
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The parameters entered into the simulator from National Semiconductor used 
to test the of the frequency is shown. 
ApPENDIX D- Loop Filter Simulation 
This presents the simulation comparison National Semiconductor Big 
Gig Reference Board the and AstroGIG filter 
ApPENDIX E - JIJ ....,."',.. Errata 
This errata that should be incorporated subsequent versions 
of the 
ApPENDIX F - DVD Attachment 
A list where to source project documentation and ,,,"'"v••" not in-

















discusses the process of the HSHS and the system 
under the of the user specification. Reference of the 
pel Express x4 Evaluation Board [41] and National Semiconductor 
This 
Reference Board [28] were reviewed served as 
schematics - presented in Appendix F 
[51]. This software provided an easy-to-use, scalable design capable of 
were captured in Mentor Graphics 
with multiple layout tools across a wide variety of platforms. The 
Bill Of Materials (BOM) - in Appendix F - was in Parts Lister, a feature 
included in the 
Finally, the commencement of the chapter it must be noted that only 
components were selected as to comply with the restriction of the use of hazardous 
substances in and electronic or ROHS directive l . 
2.1 Wide-band A-D Converter 
There are two core to wide-band namely, sampling rate and dy­
nanuc range. 
Nyquist's Sampling Criterion places a restriction on the rate Is that Is > 2B 
where B is the bandwidth. As described in [I the bandpass theory 
yet further limitations on the minimum rate so that the pass-band does 
not cross the boundary. These conditions have to be adhered to in order to 1-'1,",''"'''''"''v 
aliasing and unambiguously represent the captured band-limited signal in discrete sam-
It is implied, an instantaneous bandwidth ~ 200MHz would require 
Is ;:: 400MHz. 












the measure of the 
noise andlor 
ability to 
[17, 24]. ".U....H..,'"' 
Range (DR), mathematically as DR, = where PSm and is 
allowable power and power respectively2, is 
distinguish a weak signal in the presence 
a performance 
can 
dynamic range characterizes the entire within its environment, taking 
account such as inherent properties (Le.: Linearity, system 
and sampling 
of an ,,.',,..,,-nr...,above lfe:mems needed to in the ADC 
for HSHS. 
ADC Comparison and Selection 
A survey of available, off-the-shelf two poten­
tial candidates, both in dual configuration, 8-bit resolution and 500 MSPS sampling rate. 
These were the ADC08D500 [59] and AT08AD004B [6] from manufacturers National 
Semiconductor and AtmeJ respectively. An advantage of these components is that de­
vices within same families of manufacturers are pin compatible thus the 
modified to for a order ADC3. 
A careful performance comparison was performed as individual manufacturers may spec­
ify their characteristics differently [17]. An example of this is if whether the 
dynamic converter characteristics are defined relative to full scale (dBFS) or relative to the 
carrier (dBc). Attention should also to the input and power 
levels of the performed tests in the component's data-sheets, as 
certain such as degrade at frequencies. The com­
parison and methodology implemented in [17]4 is applied to compare these 
A-D Converters. An explanation each parameter can be found in [63,8,45]. 
A review the comparison in Table 2.1 typical values in normal 
operational - displayed the following 
• The AT08AD004B 4dB better two-tone intermodulation . 
• The a superior and SINAD 
• Both ADCs can be in extended control mode 
lIsing Friss link formula [24] 
sampling rale, bit width, analogue bandwidth etc, 
4Refer to pages 34-36 













• 	The AT08AD004B short of the full input bandwidth range specified in 
the user specification. 
As a result of this short it can be seen that the ADC08D500 exhibits superior 
characteristics within the context of this project and is therefore selected as 
the A-D Converter for digitizer 
Maximum Sampling Rate (MSPS) 
Number of bils 
Full Power Bandwidth (GHz) 1.7 




Total Harmonic Distortion (dB c) -55 -53 




GTest conditions : 248MHz, clock 500MHz and Input 
Vin FSR-O.5dB 
bTest conditions : frequency fin = 250M Hz, Sampling clock 500MHz and 
Vi" IdBFS 
cMeasured with frequency: finl = 12lMHz and fin2 = I26MHz with an input voltage Vin FSR 
7dB 
with 	 fin I 249MHz and fin2 251MHz with an input 
IdBFS 
'DC Coupled, IMHz Sine Wave 
f fill = IMHz, 
gDC Coupled, IMHz Sine Wave 
50MHz and Saturated 
"fin = IMHz, fC/k 50MHz and Saturated Input 
Table 2.1. Between the ADC08D500 and AT08AD004B 
2.1.2 ADC08D500 Implementation 
The analogue sampling module certain elements in to fulfill the 
system functional requirements. An overview of the implementation illustrated 
in Figure 2.1 is described: 
A single linear voltage regulator, of 1.9V@L4W, drives both the ana­
logue and sections of the ADC08D500. The to these ""''''"VIE> is however 
isolated through a ferrite bead. 
The ADC is operated in Control Mode (ECM), whereby eight 32-bit internal 












- in order to control several In Operational 
of power down and reset can be invoked on the 
ADC high or low. 
The analogue front end translates the 1 Vpp input, for into the 
driven full-scale A.C. coupled This is 
approximately in the centre of the input voltage 560mVpp S Vin S 840mVpp, 
while in ECM. Data is on acquired on with the equivalent 
quantized data becoming available on the N-bit Low Differential Signal (LVDS) 
output buses approximately 14 clock termination resistors of 
lOOn are needed to properly terminate the as the FPGA does have digitally 
controlled on-die termination found on The design selects DCLK 
to in Double Data Rate (DDR) mode where digital output data is updated on 
transitions of DCLK. This clock is at half the data rate which in tum is 
multiplexed to be the rate of the CLK -), bringing it into the 
realm of the ECP2M I/O prp'tn,·p synchronously outputs data at 
125MHz for an input clock of An signal (OR) is toggled whenever 
the input signal is clipped the range, 
Calibration is performed low 80 input clock cycles and 
then pulling it high for """JU.'", ADC calibration is performed on 
power-up or invoked by the user at any The calibration 
trims the internal termination and minimizes full scale error, offset error, DNL 
and INL which consequently range [72). Calibration is indicated via 
the CALRU N signal. 
Remote temperature to monitor the on-die temperature diode in order 
for the user to model temperature drift and/or detect whether the component 
is operating in the range. 
An external through a Schmidt trigger comparator and traced directly 
into the of multiple digitizer cards in a envi­
ronment. 
The front end and clock circuitry modules are fully in 
Sections 2.2 
2.2 Front End 
The receiver consisting of the interface between the SMA connectors 
ADC input, is C1t"jp,..·rj the most critical design as the of 
17 





t  t 


















.~ e ~ ~ 



















SCLK (Maximum 10 0MHz) 
CS (Chip Select) 
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Figure 2.1 : Interface Between the ADC08D500 and Other Peripherals 
the sampled data is dependent on the reliability of the analogue circuitry to minimize the 
effects of reflections, noise and out-of-band interference [24]. 
According to [59], the ADC requires a full scale 750mVpp analogue input signal matched 
to lOOn differential impedance. The design of the analogue front end was required to: 
1. 	 Convert the single-ended (unbalanced 50n) antenna feed to the required differential 
(balanced JOon) system at the ADC input while minimizing reflections. 
2. 	 Transfonn the specified maximum full-scale 1 Vpp input signal 6 to the required 
750mVpp. 
An investigation was conducted into the methods of single-ended to differential conver­
sion, resulting in two main implementation techniques of either using a BALanced to 
UNbalanced (BALUN) transfonner or a fully differential amplifier such as the National 
Semiconductor LMH6555 [61]. The constraints in selection were power consumption and 
distortion in the conversion process. As per the tabulated comparison in [61], BALUNs 
offer lower power consumption, operating frequency range, and distortion whereas the 
LMH6555 has higher SNR and dynamic range. In application differences, the LMH6555 











also requires an extra biasing circuit as a reference voltage. The decision was therefore 
taken to design with BALUN transformers following the guidelines mentioned in [61] . 
2.2.1 Balun Transformers 
In general, BALUN or Transmission Line Transformers (TLT) are often used in matching 
networks for antennas in the HF and VHF range. These transformers frequently consist of 
a twisted pair or coaxial cable usually wrapped around a magnetic core to improve both 
low and high frequency limits. BALUNs operate by transmitting energy as a Transverse 
Electric and Magnetic (TEM) wave where the windings try to eliminate common mode 
currents . Each wire within the twisted pair carries equal currents but phase shifted by 
180 degrees as in a differential transmission line [15] . As described in [16], a BALUN 
comprising of m transmission lines is classified as order-m. BALUN order has a direct 
consequence on the voltage transformation ratios, shown in [16]. In general, by obeying 
the rule that the ratio? of power in (Pin) vs. power out (PaUl) must remain constant, the 
impedance ratio and thus the voltage ratio can be varied depending the winding topology. 
In general, if a BALUN exhibits an impedance ratio .Q of I : r then the current ratio and 
voltage ratio are Vi: 1 and I : Vi respectively. 
In order to understand the impedance matching characteristics of TLTs, Octave was 
used to simulate the operation of a I : r BALUN within the ADC system of Figure 
2.2. The synthesis equations (Equations 2.1 and 2.2) found in [16], are directly de­
rived from standard transmission line theory presented in [24]. The system was excited 
by Vsource = Asin(2nft) where A = 0.75V8and f =IGHz. Various loads - with a set 
impedance ratio - were investigated to find which value of ZTERM resulted in a load VSWR 
= 1. In simulation, Z in was set to be equal to Zsource so that no reflections from the source 
to the input of the BALUN occurred. The characteristic impedance Zo of the BALUN was 




..... ~ II rl l:r +­ Z





Figure 2.2: Balun Implementation for Single Ended to Differential Conversion 
70efmed as the Output variable: Input variable 













The results of simulation (Figure ,"l~"'Y'"'U that for a I: LQ (Figure a lOOn 
nation resistor was required to achieve the desired differential load of 7S0mVpp 
with VSWR == 1 and = son. However, a I:2n BALUN (Figure without 
a termination resistor results in the reflection matching as the first case but 
with VOUl = * Jr. would exceed the full scale ECM limit of the ADC 
analogue inputs. use of the 1: In BALUN minimizes reflections but has the 
vantage of only transmitting 3dB the power to the load as power loss occurs over the 
transmission line. It was also seen that ADC differential input only limits 
the upper frequency range and can thus be ignored [5]. The source code for the simulation 
can be found in A. 
The Mini-Circuits TCl-1-13M+ 1: BALUN was selected as it provided ...."'~vll'.... l 
and amplitude unbalance with good return loss over the frequency f 
[54]. This component and its implementation is also recommended by both [61] and the 
designs. 
2.2.2 AUenuator/Gain Design 
to the of Section 2.2.1, the ADC differential of 
into lOOn would transform into L5Vpp into at the BALUN input. The analogue 
front end was designed by power of each module to match the 1 Vpp 
to the required 1.5Vpp with an attenuator - gain topology illustrated in 2.4. A 
attenuator was placed the block to reduce the return loss of any mis­
match between antenna and the SMA input. All the were selected 
MiniCircuits with their respective numbers marked in blue. Care was taken as not to 
reach their compression 1SI and intermodulation points, the UlvUl\.,'UUlU': of which 
is described in 
2.3 ADC Analogue Clocking 
The sampling described in [17, can be mathematically as a convo­
lution between the input signal and sampling clock. This is equivalent to a multiplication 
20 















INPUT VOL TAGE FROM THE SOURCE Vs (a) 
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Time [5] 
Vpp FOR POSTIVE DIFFERENTIAL LINE AT THE LOAD (IMPEDANCE RATIO 1:1) (b) 
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Time[s] 
Figure 2.3: l: In and I :20. BALUN Transformer Simulation 
of spectra when translated into the frequency domain [9] . In theory, the sampling clock 
is considered as a train of Dirac deltas, equally spaced in time by the sampling period Ts 
(translated to spacing of COs in the frequency domain) [10]. However, in practice, the clock 
has inherent random time variations (jitter)9. These variations result in sampling voltage 
errors illustrated in Figure 2.5, which consequently degrade the overall system SNR. 
Controlling the effects of clock jitter have always been an issue in analogue design but 
as clock speeds reach the GHz range, these factors become critical to the performance of 
these systems [62]. The design was required to implement a clocking circuit where the 
magnitude of the allowable clock jitter could be predicted and shown not to have adverse 
effects on the dynamic sampling performance. 
2.3.1 Calculating the Maximum Allowable Clock Jitter 
There are two main types of time jitter, namely quantifiable jitter, whose sources are iden­
ti fiable (deterministic), and random jitter which follows a Gaussian distribution allowing 
for statistical analysis to be implemented [62] . The total contribution from all random jit­
ter sources is found by taking the root mean sum of the squares of their individual sources 
and is expressed as: 
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where crC/k is the encode clock jitter and crap is the A-D Converter aperture uncertainty. 
The complete A-D input SNR due to total jitter can thus be represented as: 
SNRj = 2010g ( I ) [dB] (2.4)
2nfacr, 
where fa is the analogue input frequency. The SNRj is seen to deteriorate at higher input 
frequencies which is verified through inspection of the dynamic performance plots of [S9] 
and by the fact the sampling voltage error increases with frequency (See Figure 2.5) [68]. 
In order to calculate the output SNR due to the entire system, the ADC quantization noise 
must be factored into Equation 2.4, resulting in : 
SNR(= 10Iog (_1_ 1 _1_) [dB] (2 .S) 
~ +~ 
10 10 10 10 
Through simultaneous analysis of Equations 2.4, 2.3 and 2.5 the maximum allowable 
clock jitter is calculated to be: 
1 
-----~= cr2ap [ps RMS] (2.6)N~R ­
(2nfa)2 * 10 10 
As a rule-of-thumb derived in Stremler [77] , quantization noise SNRq = - (6 .03N + 1.76) 
dBc where N is the ADC resolution in bits. The aperture uncertajnty of the ADC08DSOO 
is specified as O.4ps and thus for a full scale input sinusoid of fa = 2S0MHz and a recom­
mended SNRt of 46dB [29] , the maximum allowable clock jitter - so that the jitter does not 
increase beyond ~ LSB - is calculated to be 2.44psRMS. Jitter can further be minimized 
through the steps listed in [62]. 
2.3.2 Phase Noise 
If an ideal sampling clock was used, the carrier power spectrum would appear as an in­
finitesimally thin line but due to time jitter lO , the oscillators power spreads into adjacent 













frequencies [62]. In computation, it is easier to consider this power spreading in tenns of 
the phase noise spectrum, derived by taking the ratio of the power in a 1 Hz bandwidth at 
an offset frequency to the total power of the carrier [62]. Phase noise and clock jitter are 
therefore two different ways to look at the same phenomenon [68]. 
The main categories of phase noise are close-in and wide-band phase noise. The fonner, 
distorts the input analogue signal into other frequency components whereas the latter 
contributes to the degradation of the noise floor and can introduce reciprocal mixing [9]. 
Wide-band phase noise carries the relationship of periodically and repeatedly distorting 
the sampled spectrum into spur components around the sampling rate [62, 10]. If the en­
code bandwidth 11 is large relative to the sampling clock spectrum and the sampling clock 
phase noise extends beyond the 1 st Nyquist zone, the effects of this noise will repeatedly 
alias back to base-band, through the Nyquist operation explained in [46], thus further de­
grading the SNR and dynamic range [10]. In the case of the ADC08D500, with an encode 
bandwidth of 1.7GHz and sampling frequency of 500MHz, the phase noise would alias 
approximately 7 times [9]. It is therefore imperative to consider the effects of clock phase 
noise on the sampling system. 
2.3.3 Clock Circuit Design 
A frequency synthesizer based architecture provides a cost effective solution for high 
speed clock generation as various clock frequencies can be obtained with a single config­
uration and reference oscillator [13] . The circuit presented in [29] - sharing the config­
uration of Figure 2.6 - is recommended for design implementation. Part numbers of the 
components are marked in red. The programming of the internal registers is accomplished 
in exactly the same way as with the 3-wire serial interface described in Section 2.1.2. 
PLL Frequency Synthesizer 
National Semloonductor 
LMX2313U 
ECS Inc. f f-G- Phase Charge Voltage..f CSM-7X f-­ Controlled 10MHz LoopG- Detector - Pump -­ Filter - Oscillator -r-Sirenm 
VC0-492T 
I 
3 - Wire SCLK (Maximum 50MHz) 
II 
Control CS (Chip Select) 
Interface II DATA (22 Bits Serial per Register) 
(3 Registers) II 
f=Nf,.f0 
Figure 2.6: Frequency Synthesizer Design 
The synthesizer (Figure 2.6) operates as follows: 











1. 	 If the phase detector detects an error between the reference and output frequency 
(matched in scaling), current pulses are sourced/sunk into the loop filter (i.e. if 
fa i- N fre!). The length of these current pulses is proportional to the error. 
2. 	The DC component of the current waveform is integrated and extracted by the loop 
filter and used as a smooth YCO tuning voltage which in turn outputs the desired 
frequency. 
3. 	 The YCO output frequency is fed back through an N divider where it is again com­
pared to a scaled frequency of the reference oscillator until the loop-filter output 
voltage is stable. 
Attention was directed to optimizing the key performance issues of phase noise, reference 
spurs and loop filter lock-time [3]. The trade-off lies between the transient response and 
noise feed-through of the filter which is approximated by t = ~, where t and B are the 
lock-time in seconds and loop bandwidth 12 in Hertz respectively. In general, a narrow 
pass-band will reject the reference source input jitter but will not be able to counter any 
fast variations in the output frequency. Conversely, with a large loop bandwidth, YCO 
timing errors can be quickly corrected but at the expense of allowing more jitter through 
the system which can affect reciprocal mixing. In the first case the system is YCO noise 
limited where as in the second it is input jitter limited [13]. 
Optimization of the above effects requires the filter to be designed with a phase margin 
of ~ [48] and a loop bandwidth:::; kth of the phase detector channel spacing, for stability 
reasons [3]. Channel spacing refers to the minimum frequency resolution of the phase 
detector. In order to minimize output jitter and decrease lock time, the highest feasible 
channel spacing should be used. The easiest way to alter the loop bandwidth is by in­
crease/decreasing the charge pump strength [3]. Calculating the values for the dividers 
can be found in the LMX2313U data-sheet [57]. 
2.3.4 Frequency Synthesizer Performance Analysis 
The WebBench simulator from National Semiconductor was used to test the performance 
of the system 13 with the criteria given in Appendix C. The design was optimized for spur 
gain and channel spacing of IMHz. 
The simulated filter response (Figure 2.7) exhibits a closed loop bandwidth of 33.45kHz 
and phase margin of 47.18 degrees. 
Each phase noise contributor, such as the loop filter resistors (R2 and R3) and the PLL 
crystal oscillator (TCXO), are independently shown in Figure 2.8. The total phase noise 
12Defined as the 3dB cULoff 
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Figure 2.7: Gain and Phase Response of the Frequency Synthesizer Loop Filter 
spectrum is shown as a solid black line. In order to calculate the system time jitter value, 
the resulting phase noise spectrum must be integrated over the full power bandwidth. 
Although this can be performed using logarithmic algebra described in [22], WebBench 
automatically calculates the RMS jitter value of (Jclk , which is 1.866psRMS. The synthe­
sizer thus maintains the SNRr = 46dB up to the Nyquist input frequency 14 . According 
to Equation 2.6, the maximum allowable fa - before SNRI is sacrificed below its recom­
mended value - is calculated to be ~420MHz. Sampling with fa = 1.5GHz the SNRr 
is calculated to be as low as ~35dBc . The system also has an equivalent spur power of 
-47.64IdBc. 
In conclusion, these simulations show that the analogue clock circuit conforms to the 
specified parameters of jitter and SFDR and should not degrade the ENOB and hence the 
overall system SNR for fa ::::; 420MHz . 
2.4 High-Speed Memory 
A major concern for the future development of the digitizer was the uncertainty surround­
ing the bottlenecks and challenges faced in the streaming of data across the PCI-Express 
interface. The ADC05D500 maximum output data rate of IGB/s is exactly equivalent to 
that of a 4-lane PCI-Express add-in card and therefore latency and throughput become 
issues. Although data channelization - through the implementation of DSP techniques on 
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Figure 2.8 : Phase Noise Spectrum of the Frequency Synthesizer 
the FPGA - would reduce the channel bandwidth and allow for specific channels to be 
streamed to the host PC, data would still have to be captured, stored and buffered in an 
external memory. 
2.4.1 Memory Selection 
Demand for high performance systems in communications and DSP allows the evolution 
of memory device to closely match these requirements. Memory developers are trying to 
tackle issues of implementation, bandwidth, density, latency, power and cost with their 
next-generation memories. Unfortunately, a specific memory technology cannot simul­
taneously deliver solutions to all these problems and therefore memories are suited to 
specific applications [4]. The HSHS digitizer required a high bandwidth, low latency 
memory architecture. 
According to the memory selection overview of [4], the second generation Quad-Data­
Rate (QDRII) SRAM offered the most suitable solution because of its optimization for 
buffering/cache applications with a unity read/write ratio as well as providing a maxi­
mum channel bandwidth of 32Gb/s with densities of up to 72Mb. QDR is a synchronous 
pipelined burst SRAM with separate read/write buses whose technology is regulated 
through the QDR Consortium 15. Issues of simultaneous switching noise (SSN) such 
as under/over-shoot and ground bounce - encountered by the earlier QDR generation ­
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are addressed in QDRII through on-die calibration. QDRII also offers only 5ns latency 
compared with 45ns of DDR2 as there is no bus turnaround time because of independent 
read/write ports. Latency is further enhanced through SRAM not requiring refresh cycles 
as is the case with its DRAM counterparts. The main disadvantage of the QDR family 
is that both power consumption (mW /Mbit) and cost (cents/Mbit) are approximately 40 
times greater than DDR and DDR2. These factors however, only become important in a 
mass production environment and not in the prototype stages. 
2.4.2 QDRII Considerations 
The following considerations - with respect to the design implementation of Figure 2.9 ­
were taken into account while designing with the Samsung K7R321882C QDR-II. Full 
functional descriptions and electrical characteristics can be found in [74,20]. 
OUTPUT CLOCK (cQ,leQ) .. 
QDATA IN bits) .. ... 
 LATIlCESAMSUNG ADDRESS eN bits) SEMI-CONDUCTORK7R321882C 
D DATA IN bits) 
QDRII ECP2M.. 
INPUT CLOCKS IK,IK & C,Ie) MEMORY FPGA11 
CONTROL SIGNALS & OPERATION MODE SELECT 
II 
LEGEND 
- lV5 HSTL-l OUTPUT 
- lV5 HSTL-lINPUT 
Figure 2.9: Interface Between the Samsung K7R321882C QDRII and ECP2M 
2.4.2.1 Controller Module 
There is no defined QDRII memory controller for the ECP2M device. Lattice Engineers 
were consulted on this matter and their response was: 
"The ECP21M devices should be capable ofsupporting the QDR-II devices from Samsung 
but Lattice has not tested the QDR-II inteIface in the ECP21M devices ." 
Design was thus carried out in conjunction with the fully tested Lattice ECP reference 
design [39]. 
2.4.2.2 Clocking 
Normally, QDRII input data and address lines are synchronized and transferred on every 












Cor!C.IfCor!C clock are tied high then 
are synchronized to clocks K or was not be vw"'"....'.. as it 
requires complex requirements and creates specifications to 
the flight time echoed clock [19]. BW for the 2 burst word device 
are supported According to [19], clock are not to be routed as 
pairs. 
2.4.2.3 JU."~.C1I"£,.n.,u,, and Impedance 
Initialization can either be performed pin or clock controlled with 
Clock was implemented and Doff was fixed A 1% 
resistor - connected between the ZQ Vss set the output buffer to ! of 
its value or in other words, matched the output impedance to son. 
2.4.2.4 Management 
QDRII HSTL-I standard data transmission. This 
a ,.",t,",.."'.n"", voltage and of VDDQ2 
interface of the QDRII was 
PCI-Express 
was introduced Intel in 2004 to replace the Peripheral 
Interconnect bus, the bus and the AGP 
I",H)'1J"1v" card interface. The most difference between PCI-Express and pre­
vious architectures was the n"",u~·_,,,,!pr from a to a point-to-point 
duplex serial 'link' for interfaces. In terminology, a 'link' 
of two unidirectional pairs, while a 'lane' is used to these un­
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for overhead) 16 and the 4-lane card can theoretically 
transceive at IGBls in each 
The project scope did not require an of the PCI-Express architec­
ture - described in the Base vI.1 [70J - because interconnect 
fabric management etc. would be addressed the FPGA SERDES 
and OTS PC motherboard. This is intended to serve as an overview of only those 
signals and specifications taken into account schematic design. 
2.5.1 Auxiliary Signals and t"r{~SellCe Detect 
These signals are provided to system level functionality or imp lemen­
tation but are not required by architecture. Their electrical and 
characteristics can be found in signals were routed onto I/O pins of the 
FPGA except for the was permanently disabled. 
2.5.1.1 REFCLK 
The 100MHz±300PPM was routed from the connector on the sys­
tern board for use as the V"'L~a'U\J'" clock on the add-in card. The 
clock distribution allows for approximately 5mils trace widths a max­
imum add-in card trace 4inches [71]. 
2.5.1.2 PERST# 
ThePRSNT# is to indicate when the power supplies are within 
voltage This was connected in such a way that its assertion 
the 
2.5.1.3 5MBus 
The "'l',',",,,,,-,,,' Bus (SMBus) is a two-wire whereby 
to each other. for 
system and power ....... _''"'~ .. related tasks and is described in Bus 
(SMBus) 2.0 [75]. The interface was connected to the but 
its usage is not in the scope of this project. 
16gb/lOb is implemented in order to encode an embedded clock and to the overall 
number of binary 

















2.5.1.4 Presence Detect PRSNT# 
The digitizer board has a 
A PCI-Express card is to fit into a slot 18 of its size or but not vice-versa. 
PCI-Express x4 connector, wired to four 
FPGA SERDES It therefore has the potential to f'lnl>r~tp in x I or x 4 PCI-
Express slot The PRSNT# signal jumper selects the by telling the 
protocol the number of lanes to support. 
2.5.2 Power ..... ..,...,."......"..,.....""... 
The following of 
ment system 
specifications affected the 
in Section 2.8: 
the digitizer power manage-
Consumption is to 25W for a 4-Iane add-in card and thus a careful 
estimation must be performed to aviod eX(;eedUI.f.!: limitation. The power rails can 
deliver the in Table 4-J of I]. 
2.5.2.2 

for the PCI-Express interface. fic power sequencing 
signal whenever any of the three system however, will assert 
power rails go outside of the specifications in Table 4-1 of [71]. Power 
on the card is the the designer [71]. 
Power Decoupling and AC 
signalsLow level signaling such as that 
to ensure noise does not create intetierence in the data recovery 
of another upstream PCI -Express device. The guidelines itemized in Section 4.4 [71] 
were as closely as the would allow. 
The add-in card incorporates the necessary lOOnF AC coupling on the trans-
pair required by [71]. 
slots come in a various sizes, referenced to the lane count, x I, x2, x4, 











2.6 Lattice FPGA 
There are two available FPGA devices, namely performance and low-
cost. High-end spare no expense in offering performance with features 
such as high clock and DSP blocks while the low-cost camp ignored any spare 
In to minimize die size and production cost. Semiconductor bridged 
the divide on their devices by offering SERDES increased RAM 
and DSP which were on their low-cost ECP2 FPGA 
architecture. 
In general, <,,,,O."'ArC' become 
to support various protocols and data rates. 
targeted high speed appUcations within 
when need 
SERDES transceivers 
range such as 
and gigabit Ethernet thus keeping them low-cost. devices also include 18 
18 Multipliers and on-board digital clock Depending on their 
.waLL"•• \.. FPGAs can be purchased in volume for a less than USD 100 per unit [1 
....~vn~.,~ 
19 for the selection FPGA within this family was The user 
further to a single FPGA u,-,~."u.>\.o the project design 
allocation table for ECP2M-35 was available. 
of [43]. provided Orcad symbol the ECP2M-35 which were converted 
- via the Mentor Graphics library converter into DxDesigner symbol 
translated were checked the allocations tables of and corrections 
were manually edited. 
pin 
was amended in the newer 
FPGA Resources 
The summary of the FPGA I/O and resource requirements for the communications be­
tween the FPGA and other is shown in 2.2. 
In to ease design, the FPGA with the highest I/O count and within 
the range was the 672-pin and -7 speed grade 
with number LFE2M35E-7FN672C. In comparison with the device family summary 
2.2 shows that this FPGA has adequate resources The design 
was to adequately allocate the I/O pins and internal FPGA resources for appli­

















LEDs and RS232 communications 
Table 2.2: FPGA va and Resources 
2.6.2 I/O Planning 
Lattice ECP21M have eight purpose programmable banks and a ninth con­
figuration bank under in [43]. Each of sysIO 
banks has a supply voltage, and two reference in order to 
naling standards on a single va planning was apl)roacrlea by the required 
va resources each peripheral and on the F''PGA orientation while 
ensuring the factors: 
routing length t\plruJ<'p the.. Minimizing the slot and the 
FPGA 
sure the FPGA banks, within the specified orientation, supports the 
required signaling 
that interfaces can be separated over two I/O 
banks, while still maintaining the electrical and switching specifications each 
This separation is imperative as simultaneous numerous output 
the same bank can cause bounce and switching noise which can 
cause destructive on sensitive components. 
• 	Limit the number of net cross-overs while routing to ease the next stage 
implementation. 
the relevant input clocks to be routed to the necessary FPGA resources 











The hierarchical X-FPGA symbol schematics of Appendix F visually 
decisions taken as to criteria. The required resources 
'~NQ"... ,or with the in relation to peripheral con­
nection. The DDR hardware registers on specific banks, 
especially designed interfaces such as the 
Through its operation the data rate can be divided down with a ...rE'....r.r 
tiona I increase in data-path width the clock and data into the of the 
FPGA logic core. using the Mentor VO planning is 
assisted by IIODesigner in to achieve a reduction in design 
reliability. However, did not include the Lattice and thus 
VO planning was done manually within Microsoft Excel SPl"ea,dstleets 
ECP2M does not provide on-die digitally controlled termination, hence external termina­
tion was The on considering the termination in is In 
Section 3.1.5. 
2.6.3 Digital 
Global are in quadrant -based 
primary clocks and secondary c1ocks2o. Clock sources input pins, 
internal nodes, PLLs and DLLs. Edge clocks on each edge the allow clock fan­
out for high lIO interfaces across adjacent banks on with minimal 
skew and deJay[43]. clocks thus allowed the ADC and interfaces to be 
split across banks and respectively. FPGA pins for both Global 
PLL (GPLL) Standard PLL (SPLL) require a frequency f of between 2MHz < 
f <420MHz21 with a clock jitter period of < ±200ps [43] 
The clock network of [41] was implemented using the Cypress Semicon­
ductor Zero Buffer with a IOOMHz clock oscillator. Input­
to-output jitter for the to be < ±250ps 
and four CY2304 outputs 
clocks in applications [21] where onto dedicated clock pins. 
Outputs the ADC and QDRII interfaces were to clock pins in order 
to use the distribution network. 
2.6.4 SERDESIPCS 
has one quad embedded supporting four independent 
independent full-duplex 


















data channels. Since each quad has its own r"'li~r""np,. clock - sourced externally from 
package pins or from the FPGA different quads can support different 
standards on the same In can be configured ISPLever to 
support industry standard, protocols with a of up to 
3. I 25Gbps, such as PCI-Express [43]. feature allows between 
different within a single device but in terms this design, the entire unit is 
configured as a 4-1ane PCI-Express Details of PCS functionality can be found 
In ECP2M datasheet [43] . 
Non-Volatile 
The configuration memory within the FPGA is based on volatile SRAM technology and 
an non-volatile memory is to maintain the image 
when power to the device is lost. The is loaded into the FPGA on a reset operation 
or the of power. ECP2M devices support independent JTAG programnting as 
well as slave modes grouped under the documentation [43]. 
The FPGA is reconfigured a 'bitstream configuration space. 
this reconfiguration FPGA functions to the user specifications 
as in the HDL code. entering the mode selected by ex­
the FPGA performs r>n,·,.",I'An of Figure 2.10. CFG[2. 
0] are physical FPGA pins but have no meaning when using the JTAG con-
During configuration, iNIT pin becomes an error detection pin. If a 
ID or CRC error is detected INIT pin is driven low. This the design an LED 
allowing the user to that configuration occurred successfully. 
JTAG is inherently cumbersome and a time relative to serial flash. 
The device family is with '25 series' SPI flash memory with 
ration in SPlm mode[43]. the flash memory to into discrete ",",~.llUI"", 
the primary and secondary/golden boot The is loaded with 
image if there is a configuration from the primary boot record. The Mi­
croelectronics M25P64 was as it has 8MB of memory and supports the 
function allowing the entire memory space to be at the maximum clock rate 
can be in 
Debugging Interfaces 
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Figure 2.10: ECP2M Configuration Process 
2.7.1 LEDs and Test-points 
LEDs are designed to be used as a visual debugging, and are connected to FPGA I/O pins. 
The stability and status of major power supplies is also indicated by the use of LEDs. Test­
points of critical voltages and ground connections are strategically distributed around the 
board to allow for ease in debugging the system. 
2.7.2 RS232 
RS232 provides reliable, easy to use serial interface for debugging and data transfer. The 
background and key features in selecting a suitable transceiver is fully documented in 
[49]. The MaximlC MAX3232 dual 120kbps was chosen for its ability to operate at 3.3V 
and only requiring four capacitors for the internal charge pump. RS232 offers a robust 
method of downloading the captured samples into the Pc. 
2.7.3 PX6418 Tektronic Logic Analyzer 
The design supports the connector for the PX6418 Tektronic Logic Analyzer. This connec ­
tor is connected directly to the a 3.3V bank on the FPGA. Care must be taken in writing 












by tabulating the worst-case active power 
data-sheets. In case of the FPGA, the calculation is 
the designer with a consumption overview through 
,."'''''''''''''0 of each 
2.8 Power Management 
The voltage regulation was designed to meet worst-case current 
requirements as well as provide the necessary voltage sequencing. section 
of the management 
2.8.1 Estimation 
Power estimation was of each 
from their 
because of such as device utilization, op­
temperature and called of 
the ISPLeverpackage-
FPGA resource utilization estimator. The 
digitizer is presented in Table 
to be 1.84W than the maximum PCI-Express specification of 25W. 
connectors were therefore to fulfill the standalone requirement as 
The estimates show that the power 
a standard ATX power . The full well as allow for 
PowerCalc spreadsheet 
Table 2.3: Power Supply 
GThis is an exact value from [59] 
228y a factor of 15 













The decision was taken to source the power distribution network (Figure 2.11) solely from 
the PCI-Express 12V supply rail. Regulators from the Texas Instruments POLA switch­
mode range were incorporated in the digital section due to their compact solution for high 
power designs together with an operational efficiency of up to 90%. Input/Output capaci­
tors were chosen in accordance with [32] for a ripple voltage <0.1 Vpp. Linear regulators 
- with high PSRR - were implemented to regulate power for the analogue circuitry as 
recommended by [65, 36]. Care was taken as not to exceed the thermal dissipation speci­
fications of each regulator [12, 81]. The I V9 input was isolated through a ferrite bead as 
suggested by [40]. Furthermore, any noise sensitive supplies - such as those of the QDRII 
and FPGA SERDES - were isolated and decoupled as specified in [38]. 
·12V 
• Pel· Express Backplane 
• ATX Power Connector 
• Laptop Power Supply Unit 
.... --_ .........A·Nft:COGUE: :j)iGiTAL········ - --_ ............ . 
0.75V (HSTL-l) 
.@±3A (QDRII/FPGA Ref 
& Termination) 
LP2996 
LINEAR REGULATORS SWITCH-MODE REGULATORS 
~._-----------._ ... _-_ .... --- -..-.-.....-....-.-.-- ...... ...­
LEGEND 
XXX - Part Number 
+-- Used Voltage 
Figure 2.11 : Digitizer Power Distribution Network 
2.8.3 Sequencing 
Voltage sequencing was accomplished through the Texas Instruments POLA AutoTrack 
function and design described in [80]. Figure 2.12 illustrates the AutoTrack concept. On 












power on reset. After a delay td - corresponding to an adjustable RC delay - the outputs 
of the PTH modules follow a ramp (V cont roll) function stopping at their respective 
setpoints (dictated by the output voltage setpoint resistor). From Figure 2.12 voltages 
reach their setpoints after delays tl-5. When the 3V3 POLA module reaches its setpoint 
at t4 , the ramp (V control2) for the 1V5 supply is triggered. The voltage sequencing 
design ensured that: 
1. 	 The FPGA core voltage reached its minimum voltage value before the auxiliary and 
configuration banks reached their minimum supply values [43]. 
2. 	 With respect to the QDRII, VDD came up before VDDQ. 
r--------,








Figure 2.12: Add-in Card Power Sequencing 
2.9 Chapter Summary 
The chapter commenced by outlining the principles of wide-band conversion, with a view 
to understanding the criteria for ADC specification, in terms of integration into the HSHS. 
A survey of commercially available OTS ADCs produced two potential candidates and 
after a comparison, the National Semiconductor ADC08D500 was selected as the HSHS 
digitizer on the basis of its superior performance characteristics. A functional description 
of the ADC was given, showing the design implementation. This ADC requires a full 
scale analogue differential input of ~750mVpp while in Extended Control Mode (ECM) 
and thus the problem of transforming the 1Vpp input signal24 was addressed. BALUN 
TLTs - with their lower distortion and power consumption - were used to preform the 
single-ended to differential conversion required for the A-D inputs. Octave simulations 
of BALUN transmission line equations predicted the required input voltage, thus allowing 
for the attenuator/gain system to be fully designed. The simulations showed that in order 












to HUJ'AlI.lll,e,," the a signal of amplitude ~ 1.5Vpp into 50n was needed 
at the Front End - consisting of a cascaded attenuator and 
gain block - was thus with necessary voltage gain transformation of 3.45dB. A 
critical of performance, namely clock jitter, was then introduced. Jitter on 
the clocks results in voltage errors which degrade the overall 
SNR. The allowable clock so that the noise level does not increase above 
- was an SNRro1al of 46dB. The ~500MHz tn",nllF'" 
synthesizer - Filter and VCO was designed to meet 
specifications. WebBench simulations confirmed that the frequency synthesizer topology 
has a total of I loop bandwidth of 33.45kHz, phase of 
47.18 degrees and an -47.64ldBc. According to Equation 
the maximum allowable is below its recommended value - is 
calculated to be ~420MHz. the SNR/ is calculated to be as 
low as ~35dBc. 
Attention was then diverted away cu"uv~~u'" to 
Several high-speed were to optimization for buffer­
ing/cache with a unity read/write as well as only 5ns latency and no 
bus-turnaround QDRH was selected as the suited high-speed memory for the 
Digitizer. The in were presented. 
An overview of the PCI-Express along with the usage of auxiliary 
signals and power specifications taken into account in were outlined and described. 
The user specification 25 for the selection of a within this family was fur­
ther constrained to a single FPGA only the pin 
allocation table for the ECP2M-35 was available. In order to ease design, the FPGA with 
the highest I/O count and sp ed grade within the 
ically the LFE2M35E-7FN672C. This resources for 
the design. The I/O pins and internal FPGA resources for within the HSHS 
architecture were successfully allocated with to the criteria. The con fig­
uration memory within the FPGA is based on volatile and therefore 
an external non-volatile memory, namely the was required 
to maintain the configuration image when power is lost to the device. 
interfaces were briefly but an hardware 
cation. 
the on-board voltage regulation was worst-case 
current and dissipation requirements as well as voltage 
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power usage of each component from their rpcnp.,('t 




active requirements was calculated as 1.84W more than the maximum consump­
tion specified by Specification. External power connectors were 
th(.3rt>i"rw(.3 added to fulfill the standalone requirement as well as allow for increased 
through a standard ATX supply. The Texas POLA switch-mode 
regulator range were incorporated in the digital section due to their compact solution for 
designs together an operational 
the QDRII 
of to 90%. 
capacitors were chosen in to achieve a <0.1 Vpp. Furthermore, any 
noise sensitive supplies - SERDES - were 
The issue of sequencing design ensured that: 
L core voltage 
banks 
value before the ""/uu'" 
minimum 
VDD came up before 2. With to the 













This chapter is ""'",,,r,,t,,,rI into two that implementation of the 
project the areas of: 
• PCB Implementation - describes the process of transforming the into 
a Issues of formulating routing from the 
specifications, component and planing are discussed. Post-
Route Board Simulations are performed and interesting are presented 
with the resulting solutions and adjustments. 
• Firmware Implementation an overview of the methodology program­
ming followed an explanation the finnware the digi­
tizer's integration into the HSHS. 
3.1 PCB Implementation 
The schematics were into PADS through Link. Errors oc­
curred during this because incorrect symbol and footprint definitions. These 
errors 1 were cleared through an iterati ve of fixing a error and re-
importing the entire design until all the errors were cleared. Components decal/footprints 
were out from the free libraries AtTprp,rI by PCB Inc. 2 or in 
internal PADS Layout libraries. The t»crrcot",rI decal/footprint editor was only used if the 
did not in either of libraries. CAM documentation is 
Appendix F. 
integrity while reducing Interference (EMI) in high· 
speed signals was viewed as a high design and therefore special attention was 
one error had the effect of fixing numerous other errors 











directed at areas were to be high risk, Hyperlynx, a software 
package from Mentor to simulate the integrity EM! per-
of LineSim BoardSim allowformance of the AstroGIG. The two 
the user to firstly simulate a schematic entry transmission line and secondly, to simulate 
the entire routed PCB layout 
3.1.1 Supporting Local Business 
In an effort to support local only South African based companies were used 
in the of the It was also to engage in 
transactions with locally based companies as opposed to an overseas manufac­
turer because of time-zone differences and the to this was the 
benefit of costs down by not having to import/delivery charges. The two 
companies offered the prices and for 
PCB manufacture and 
extracted from Trax's production set the 
placement constraints to which the PCB could be implemented. 
3.1.2 Add-in Dimensions 
PADS layout did not provide an adequate tool to draw the outline and therefore 
it was by Willem (KAT m and imported into 
PADS. The required and mounting holes were added in PADS according to 
add-in specifications [71]. The implementation commenced 
with the use of the maximum full length, height mezzanine form card 
profile with dimensions in [71]. a recommendation was found 
that height add-in be with a maximum length of 9.5inches due 
to the that some motherboards do not support long-profile cards [71]. Through an 
first order exercise it was seen that the had 
to have a length ::; IO.84inches. 
3.1.3 Layer Specification 
FRA material both the most commonly used PCB fabrication material and the most cost 
suitable for a operational frequency At 500Hz the di­
electric constant of FRA is rated as 4.35. At ~2GHz, reflections and severely 
















degrade the signal. Pel-Express operates at 1.25GHz and [71] explicitly states that the 
electrical specification is optimized for implementation on FR-4 material. Figure 3.1 
shows the AstroG1G 8-layer stack-up on FR-4 which satisfies the PCI-Express add-in 
card maximum thickness of 67mils [71] as well as being chosen from the list of Trax 
Interconnect standard lay-up tables. The 8-layer stack-up is divided into a configuration 
whereby each signal layer is shielded by at least one reference plane, reducing crosstalk 
and increasing signal integrity. A lower layer count stack-up could not be used as Trax 
Interconnect does not currently support micro-via technology and therefore BGA fan-out 
was limited to through hole vias. 
Layer Stackup 

Design : Stackup.ffs, Designer: Jason Salkinder. 





63.386 mils l 
~~~ 
1.969 mils, Er = 3.3 
0.669 mils. TOP. ZO = 59.3 ohms, width = 9 mils 
7.441 mils. Er = 4.35 
0.787 mils. Layer_2(PWR) 
7.874 mils, Er = 4.35 
0.787 mils, Layer_3(SIGNAL). ZO = 49.9 ohms, width = 6 mils 
7.441 mils, Er = 4.35 
0.787 mils, Layer_4(GND) 
7.874 mils, Er = 4.35 
0 .787 mils, Layer_5(PWR) 
7.441 mils, Er = 4.35 
0.787 mils, Layer_6(SIGNAL), ZO = 49 .9 ohms, width = 6 mils 
7.874 mils. Er= 4.35 
0.787 mils, Layer_7(PWR) 
7.441 mils, Er = 4.35 
0.669 mils, BOTTOM , ZO = 59.3 ohms, width = 9 mils 
1.969 mils, Er = 3.3 
Figure 3.1: AstroGIG 8 Layer Stack-up 
3.1.4 Formulating the Routing Constraints 
Routing rule constraints for both manual and auto routing were established in-conjunction 












3.1.4.1 Impedance Matching vs. Trace Dimensions (Single-Ended) 
In order to avoid signal reflections6 , impedance matching attempted to keep single-ended 
trace impedance as close to 50n as possible. Various routing iterations showed a trade-off 
between what the specifications allowed and what the design required with the major fac­
tor being the minimum via size for BGA fan-out. In order to achieve routing underneath 
the BGA - on the top and bottom signal layers - the trace width had to be :S9mils which 
in turn resulted in Zo ?:" 59.3n. The final trace widths and corresponding characteristic 
impedances' for all layers can be seen in Figure 3.1. 
3.1.4.2 Length Matching 
The routing of grouped nets (e.g.: QDRII Output Data Lines) required all the signals to 
arrive approximately at the same time with minimal skew and delay for clocking. This 
is highly dependent on length matching within the group, signal rise/fall time and board 
material. The length matching (length grouped) maintained less than /oth of the effective 
operating wavelength which can be mathematically expressed as: 
length grouped < ( -I ) ( c1~cr ) [m] (3.1 ) 10 0.35 x 7 
where Tr is the signa! rise/fall time, Cr is the FR-4 dielectric constant and c the speed of 
light in a vacuum. Equation 3.1 was manipulated from the termination rules given in [7]. 
3.1.4.3 Routing Topology 
The routing topology is mainly used in the auto-route process and determines the pin­
to-pin order when routing a net or moving a part. The simplest routing of 'minimized' 
was employed on all net groups except for the QDRII nets where 'serial source' was 
selected to properly route the HSTL-l terminating resistors [53]. The topology also had 
to minimize the amount of routing cornerslbends 7 , vias and layer changes. 
3.1.4.4 Differential Pairs 
The impedance of the differential pairs was kept as close to lOOn ± 10% as required by 
the LVDS signaling standard [47]. Trace widths and conductor separations for signal 
routing layers - Figure 3.2 - were calculated in LineSim. According to [30], tight coupling 
6Most manufacturers specify component input/output impedance to match a son environment. 














between pairs and increased spacing to other nearby pairs aids to minimize crosstalk and 
EM!. The optimal specification for LVDS coupling and routing is fully documented in 
[47]. The width and separation were set to (6,6) and (5,7) for outer and inner layers 
respectively. Further restrictions were placed on the PCI-Express pairs routing according 
to the PCI-Express PCB implementation guidelines of [30]. 
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Figure 3.2: AstroGIG Differential Trace Width vs. Trace Separation Plots 
3.1.5 Component Placement 
The first placement task was to isolate the analogue and digital components . Stray capac­
itance within the ADC package allows coupling of noise from switching digital currents 
into the analogue circuitry. This distinct separation prevented signal mixing and degrada­
tion of the A-D performance [82] because even if specific modules are properly isolated 
within themselves, the neighborhood in which they exist can add destructive interference 
[35, 79]. Switch-mode supplies were thus located physically and electrically far away 
from any analogue circuitry. 
The next requirement was to shift these components in such a way as to minimize the 
routing distance of high-speed signals and limit the number of 'rats nest' crossovers. Pin­
swap attributes were added to symbol definitions in order to help the routing process and 
untangle the rats-nest. Terminating resistors for both the LVDS and HSTL-I lines were 
placed as close as possible to their respective end-points. The basic layout for LVDS pin 
pairs in ECP2M device created further discontinuities as differential pairs pins are not 
located adjacent to each other on the physical package. In comparison, Xilinx devices 
have optimized this layout and routing strategy, combining adjacent pairs as well as on 
die termination. In the case of the ADC08D500 outputs, terminating resistors were placed 













3.1.6 Power Planing 
As there are various supply 
physically separated areas, allowing 
the AstroGIG system, the four plane 
of Figure 3. J were to be 
distributed across the 
Due to the Proximity tend to return in the path in­
ductance, which generally is on the ,.;>t,~r",nt'p plane directly underneath thc trace 
the forward current [82]. speed signals over boundaries 
- without proper decoupling and current return path - can create a dipole antenna 
which can negatively impact SI performance [64]. The issue of return current 
the minimization of was solved through (as per the suggestions 
• Solid Ground Plane 4 (Figure 3. J) was selected as a plane. 
• Separating AnaloguelDigitaJ References - Reference planes 2,5 and 7 of 
3. J) were partitioned underneath the 
signals were routed on their respective 
in because no return currents will 
mix into the pn("'''''<> section if there is a clear "pr\<lr,,,t and no routing crossovers. 
Board has a major bearing on the 
• Routing 
board ", .....,UUJJ.:) Effect 
to easily • Distributed .u":;,",V'Ll,JlllJll;;. - Allows return currents on 
enter plane and return to the driving source. 
a 
as the boundary between analogue and digital sections 
ary because 
to rules was that the QDRII routing 
the planed HSTL-l reference voltages seen on 
a rPTPrr'" plane bound­
2 and 5 of the CAM 
One 
in F. 
Post-Route Board Simulation 
Simulation "O"".r,~C selected components to an electrical characteristic model. va 
Buffer Specification (IBIS) models in [58, 56, 78J - were used 
in BoardSim. Parameters such as board voltages and componet values also had 
to into the simulator. Figure 3.3 illustrates an of a trace ready for sim­
ulation. In some cases the BoardSim routes were to their equivalent LineSim 
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Figure 3.3: Trace Between the A-D and FPGA Ready for BoardSim Simulation 
3.1.7.1 ADC LVDS 
Figure 3.4(2), shows that the clock signal is non-monolithic between trip points8 which 
might cause a clocking error in the data line of Figure 3.4(1) . When the same traces were 
simulated using an equivalent Xilinx device, the waveform became a clean clock signal. 
Under close inspection of the IBIS models, it was found that this unexpected behavior was 
caused by the difference between the internal rise/fall times of the FPGA and ADC pins. 
The ECP2M and National A-D have a rise time of O.9V/ns and 1.13V/ns respectively. 
This disparity caused reflections resulting in the non-monolithic behavior. In order to 
compensate and ' slow down' the ADC output clock, a lOpF capacitor to ground9 was 
placed as close as possible to the DCLK source. As the slew rate is governed by i = C~~ , 
the increased capacitance decreased the rise/fall time proportionally which can be seen in 
Figure 3.4(3). 
3.1.7.2 QDRII HSTL-1 
The QDRII clock exhibited the same behavior around the HSTL-I trip points)O as the 
ADC DCLK. Compensation capacitance was added and the resulting waveforms are pre­
sented in Figure 3.5. 
8The trip points for the LVDS signals are 0.1 V and -0.1 V [47) 
9Essentially a Low Pass Filter (LPF) 
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Simulation was performed with help from the 
Design Kit which covered: 
loss on transmission lines in terms of dB 
2. Transmitter specification compliance 
3. of loss on received eyes 
4. Crosstalk 
5. 
eye-diagrams for both transmitter and receiver were in the kit. 
The receiver in both instances was modeled as two resistors to [70]. Eye-
Diagrams from the transmitting and the first of the four 
lanes is shown in Figures 3.6 and 3.7 The simulations were also performed 
under maximum Gaussian jitter of O.4Ul [70J in which the eye still remained sufficiently 
open. Capacitance added by physical connector rise/fall time 
thus closing the eye. However, it was to assume the " .. ,,'FOri'''! of this eye 
deterioration would not cause bit errors. Line-loss was shown to be less than the allowed 
13.2dB as specified in [70]. The Kit recommended that LVDS pairs 
be routed with minimal length and as this provided the most 
effective method of reducing revised as to have each 
link outside the coupling region analysis could not be 
carried out as neither the required ,..~ •."~,,,_v nor HSpice were installed. 
3.1.7.4 Batch Simulation 
The definition of nets in differs from the routing rules constraints 
expressed in PADS within Hyperlynx are defined by coupling region 
and therefore simultaneous on nets outside the selected coupling 
region cannot the SI performance of any amount 
of nets on the entire PCB to be calculated in a iteration. Performance was checked 
against rise time, delay, etc. as detailed in [52J with the 
results either failure was investigated until so that it 
could be cleared. batch simulation testing for all high speed routes. 



























:" ~ ~ 
"­, 
Af 
'V -­--­--­--­ V ~~ ----­ J~ ./ , ~ / ~ ~ 
~ ." 
100.00 150.00 200 00 250.00 300 . 00 350.00 400 . 00 450 00 500 . 00 550 . 00 
Time (po' 









400 ///./ // 
200"~ ~ ~ ~ 4~ 
.* Vf"""'"-­-­ I---.0 -­ ~ ~J-
-200 . _~ ~ 
~ / ~ ~ -400 




10C 00 15( .00 200 . 00 25C 00 30( .00 350 00 40( . 00 45C 00 500 . 00 SS( . 00 
Time (ps, 
Eye Diagram of Differential Pair PET_O Measured at the PCI-Express Connector (Modeled as 500 Terminators) 












3.1.8 Completed Hardware 
Before production, the design was checked against the PC/-Express Add-in Card 
of [11]. ~V'''IJ'V'wv'' were procured from the distribution of Digikey, 
EBV and Mouser or as samples from the various manufacturers. A rough summary of the 
costs for manufacture and assembly of I x AstroGIG 
are given in 3.112. These cost would decrease significantly if the boards were mass 
produced. In an OTS unit with similar functionality would cost approxi­
mately USD 3500 or ZAR 26600 13. It can therefore be seen that the AstroGIG is 






Table 3.1: AstroGIG ,-,v,,,u,,,,,, Analysis for Manufacture and Assembly of xl PCB 
as a free aThe FPGA was 
include the Minicurcuirs GALI-4+, TCCH-80+ and TCJ-J-J3M+ as well as the oscillators for 
the CY2304 and LMX2313 U . 
cSuch as resistors. capacitors, inductors and ferriles etc. 
dlncluding Laser-cut Stencil Top and Bottom. for BGA and fee 
Figure and the top solder­
ing. Figure 3.10 shows the populated AstroGIG Digitizer. X-Rays were taken of the 
the BGA to ensure placement. also fiducials for 
correct alignment by the pick and place machines cameras. 
Firmware Implementation 
The firmware was coded in VHDL within ISPLever, synthesized with Precision Synthesis 
and finally verified through simulation in ModelSim. ­
- was the FPGA. 


















































3.2.1 Programming the FPGA 
Once the software were installed, the programming the FPGA is as 
follows: 
I. 	 in mind the configuration operation (ie: SPI, JTAG) 

to selected by jumper J6 and place accordingly. 

2. Power up the 	 LEOs (010 to 016) are on. 
3. 	 Attach the ISPLever programming (U 17) and ensure that D7 is 
4. Start 	ispVM and select scan chain. scan should find the ECP2M device. If 
there is an error check that the the programming is 
the is properly board power "'V'A..-U''-''' are 
correct. 
5. 	 Once is found, a (*.bit) - generated by the ISPLever 
tools - needs to be loaded into Select the associated file as well as the 
access options (as practice to make sure the system 
is through the configuration process operation. 
6. 	 Press the 'Go' button in the toolbar. should flash during 
7. completed, a success report the programming operation in If an 
error occurs (also indicated by D8) , 	 all the above as numerous dynamic 
can cause an unsuccessful configuration. 
3.2.2 HSHS Integration 
In to satisfy the functional of the project the firmware 
of Figure 3.11 needed to The LVOS I/O OOR registers 
and FIFO modules were as a mega-functions in the tool of ISPLever. 
Modules 8 and 9 (Figure 3.11) are necessary for full 'data-streaming' functionality and 
HSHS however part of the for this project. The 
source code can be found in F. 
In terms of this project firmware modules 3. for data capture and 
transmission to a PC for operates as follows: 
• On start-up, the 	 controller first configures the LMX2313U with the 



















• After about Isec delay, the ADC is configured. 
• The system then waits until the until the 	PLL is locked, indicating stability of the 
ADC output clockl4. 
• With the PLL locked, the ADC LVDS outputs pass through input LVDS VO buffers 
and then onto the specifically designed 1:4 gearing ratio DDR hardware registers. 
This process increases the data width to 64 bits by slowing down the data rate to a 
manageable 62.5MHz. 
• The data is then clocked into the awaiting FIFO which is capable of storing 32768 
samples. This is equivalent approximately lJ1s of time resolution sampling at 
500MSPS . 
• Once the data-set has been captured, the first sample word is read out of the FIFO 
into the Buffer Controller. The internal structure of the DDR registers places sam­
ples in a non-sequential order. Therefore the buffer controller decodes the DDRs 
manipulation and sends sequential samples to the UART. 
• Each of the 8 bytes within the Buffer Controller is then sent to the UART which 
serially outputs the data to the awaiting Pc. 
• When the Buffer Controller has sent all the bytes, the 	FIFO is clocked and the 
previous 2 steps are repeated until the FIFO empty flag is asserted . 
ECP2M-35E FPGA 64bits Wide 
16bits Wide ~2-----' ! .-3-----. ! 




LVDS ~ Re~i~~ers ---;­ FIFO -­ Controller 
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Figure 3.11: Firmware Modules for HSHS Integration 
14This is directly related to the stability of the ADC sampling clock. 
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3.3 Chapter Summary 
chapter focused on the of the project in two phases: 
PCB Implementation: The ""B"""'''''' were successfully imported into Layout 
with the board outline and imported ito PADS. South African 
based companies were selected to and assemble Trax In­
terconnect and Tellumat Through an approximate first component 
placement exercise it was seen that AstroGIG had to have a 
Trax's production set the layering, routing and constraints to "I"Arr>ATH 
which the PCB was 
An 8-layer FR-4 each signal layer is at least one 
reference plane - was "WJ"""U as it satisfied the PCI-Express add-in card as 
well as being chosen from list of Trax Interconnect standard lay-up tables. 
Routing were then formulated in-conjunction with Trax's short-form speci­
fication and the data entered into LineSim. trace widths 
had to be signal layers in order match the to as 
close to SOn. as VV"'''HJi'' while still ensuring proper length matching 
maintained less the effective operating routing of 
"minimized" was on all net groups except for that nets where "serial 
source" was selected to properly route the HSTL-I pair 
impedance's were as close to lOOn. ± 10% with width and was 
set to (6,6) and outer and inner layers respectively. 
Component isolated analogue and digital as well as minimized the 
routing distance signals while still number of 'rats nest' crossovers. 
were placed within O.5inches the pins as recommended 
on their development board. 
Various supply were planed and distributed across PCB while ensuring a 
solid return current 
v"'"v~'''' simulations were performed on all IBIS models in 
BoardSim. Simulation models were investigated to non-monolithic clock 
behavior the ADC and QDRII waveforms about their corresponding VO trip 
The cause was to be related to difference between rise/fall times of the 
FPGA and ADC/QDRII pins. In order to v"",,,,,,,,vand 'slow down' the output clock, 
a ,",UL'U,""llVl to ground was placed as close as to the clock source. As the 
slew rate is by i = C~~, the increased decreased the rise/fall time 
The PCI-Express interface was tested with help from the Hyperlynx 
Design Kit. Finally, batch were performed to calculate SI 
of the entire PCB in a iteration. 
 r r t  rnrnr,pn 










Before production, the final was checked against PCl-Express Add-in 
Checklist. A rough estimate that it would cost approximately ZAR 20000 to 
build a AstroGlG. In an OTS unit with functionality would 
It was therefore shown that the AstroGlG would be 
with these a cost environment. 
Firmware Implementation: The methodology in the FPGA in order to 
it 'up and running' using the Software was followed by an 













Verification and Results 
This discusses the tests ""....",."'""., on the fmal to validate of 
both hardware functionality and analogue petfonnance. obtained results are dis­
cussed and analyzed. 
4.1 Functional 
tests determine the capability of the functional 
ments in order to sati sfy the scope or in other serve to prove that the 
does what is expected. 
General 
Prior to power application, components were checked as to their orientation, 

and pin-out specifications. resistance between planes 

were no internal power Finally a visual inspection ensured that all the and 

connector were in correct position. 

4.1.1.1 Power ........nl,..'" 

The power supplies were checked with a multimeter and shown to be ± I% of 
the specified setpoints. The AstroGIG consumed ~ 14W full operation. 
This was llW and 12.84W less than the maximum power consumption specified in the 














4.1.1.2 JTAGlFlash FPGA Programming 
The procedure of the FPGA I was successfully ,",Vl'HJll"L~.U with both SPI 
and JTAG operations. A LED *.bit configuration file which toggled a single 
LED counter connected to an clock pin was 
loaded into the 
While in SPI the PSU was turned off and cable dis­
connected. When the power was re-applied, the FPGA was through the 
on-board SPI flash, LED flashing operation. 
4.1.1.3 Pushbotton 
Using the same LED configuration, the program could be held in reset mode and 
the FPGA be by pushing SW I and SW2 respectively 
Interface (PLL and 
and ADC) were to see if the firmware presented 
in Appendix F configured these devices. 
The 3-wire serial 
4.1 4.2 show the latching of the lSI 22-bit into LMX2313U. The data 
(HEX"60 190") was clocked MSB first during the middle of the bit cycle in order to max­
Latch-Enable ~~._~'~J was to be asserted in accordance 
waveforms [57]. The ,,,,t,--.......,,, of the the 2nd and yd words are 
lmlze 
to the 
not shown but in Appendix F. 










wnFigure 4.1: FI 22-bit Word for the LMX2313U 
Figure 4.2: lSI Assertion of LE after the Transmission of the 22-bit Word for the 
LMX23J3U 
Figure 4.3 shows the pI word (HEX"11FAFF") being transmitted to the ADC. After all 
of the eight words were successfully transmitted, the calibration process was successfully 
performed2 . 











wnFigure 4.3: lSI 32-bit Word for the ADC08D500 
4.1.3 Pel-Express Functionality 
Although it was originally planned to develop the functionality of the system to a point 
of allowing data streaming across the PCI-Express interface, time restrictions and design 
complexity constrained the testing to only assess top-level functionality through the ma­
nipulation30f the existing PCI-Express Endpoint IP Core Demo for Lattice ECP2M and 
SCM [44]. 
The card was inserted into suitable PC4 and the instructions listed in [44] - to get the 
board 'up and running' - were followed. The accompanying Microsoft WindowsXP Java 
interface read the PCI-Express card information which is shown in Figure 4.4. 
3Altering the 'pin file' to match the designed schematics 
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Settings Help 
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I Driver Info 
Version: lAPis] 0.1 3 - Mar 232007 13:2347 IAL] 0.1.2 - Mar 23 2007 13:2337 
Resources: 	 iNtunbe r af BARs: 2 

~ARO: Addr: feaf6000 Size: 8192 Happed: 1 
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Figure 4.4: PeI-Express Device Information 
The demonstration software also allowed the specific tests to be performed on the As­
traGIG digitizer such as reading/writing from/to the internal FPGA EBR memory (Fig­
ure 4.5) as well as reading the ECP2M PeI-Express configuration registers (Figure 4.6). 
These same tests were also successfully carried out with a generic PCI driver written 
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These results show that the AstroGIG is: 
• Fully compliant with the PCI-Express standard. 
• Able to send and receive instructions from a host Pc. 
• Platform independent. 
• Capable 	- with more development - of streaming sampled data through the PCI­
Express interface. 
4.2 Performance Testing 
Using the user specification as an outline, a testing strategy and methodology was de­
veloped in order to characterize the performance of the AstroGIG sampler. The testing 
setup overview is illustrated in Figure 4.7 with the AstroGIG powered off a 12V bench 
Power-Supply-Unit (PSU). Two signal generators provided the necessary sampling clock 
and signal source to be captured, which were fed into 14 and 12/11 respectively. The serial 
and programming cables were attached and the firmware - described in Section 3.2.2 ­
was loaded into the FPGA according to the steps given in Section 3.2.1. 
This testing setup allows a block of data to be captured and transmitted to the PC via the 
RS232 port. A combination of WindowsXP HyperTermina1 (to monitor the serial port 
and write an ASCII *.txt file with the received data) and an ASCII to decimal converter 
(convert the ASCII *.txt file into a decimal numbers) were used to get the datasets into a 
format that could be imported into MATLAB 7.0. The MATLAB code can be found in 
Appendix F. 
4.2.1 Analogue Front End 
In order to sufficiently characterize the input system, both time and frequency domain 
responses of the AFE were required. 
Various amplitude 100MHz tones were input into the system . The difference between the 
mathematical ideals and measured values across the AFE input system were observed and 
are presented in Table 4.1. A more conclusive range of input power levels and frequency 
tones can be found in Section 4.2.4. 
The SJ I parameter forms part of the scattering matrix and is a measure of the reflection 
looking into the AstroGIG input ports from what would be the HSHS telescope [24]. The 
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Figure 4.7: Perfonnance Testing Setup Overview 
Input IOOMHz Tone Input at SMA (Vp) Theoretical BALUN Output (Vpp) Measured BALUN Output (Vpp) 
-3dBm 0.2238 0.333 0.3416 
OdBm 0.3 16 0.470 0.4704 
3dBm 0.446 0.668 0.6696 













SWR must be known by the antenna designer because the drive amplifier must be modeled 
as not to create a standing wave and severe reflections between the antenna and digitizer. 
The SII and hence SWR reflection parameter for both input channels was measured using 
a vector network analyzer and is shown in Figures 4.8 and 4.9 respectively. 
TrC1. dBMag 5dB I Ref-20dB Cal 1 
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Figure 4_9: Measured SWR in dB for the ASlroGIG Q Input Channel 
4.2.2 On-Board Frequency Synthesizer 
The PLL was configured for a VCO output setpoint of SOOMHz_ The resulting wave­
forms6 (Figures 4_10 and 4.11) were acquired by probing before the BALUN conver­
sion - on capacitor C497 - with an oscilloscope rated for a maximum input frequency of 
:::; SOOMHz8. 
6Before BALUN differential conversion 

7 Refer to the schematics of Appendix F 
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Figure 4 .10: Frequency Synthesizer 500MHz Sampling Clock 
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4.2.3 Determining the Noise Floor 
This test was conducted by sampling both I and Qchannels in a terminated son impedance, 
in order to discover if any internal mechanism created spurs in the sampling process. Fig­
ures 4.12 and 4.13 show the noise floor for channel I and Q is ~-70dB and ~-60dB 
respectively. 



















o 	 0.5 1 1.5 2 2.5 
FREQUENCY (Hz) 
X 108 







































o 	 0.5 1 1.5 2 2.5 
FREQUENCY (Hz) x 108 
Figure 4.13: Noise Floor of Channel Q Terminated in a 50n Load 
4.2.4 Capturing Time-Domain Data 
Various signals on both input channels where sampled at 500MSPS with 8 bit resolution 
using an external 500MHz sampling clock at a level of 8dBm into 50n. The resulting 











4.2.4.1 Channel I 
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4.2.4.2 Channel Q 















2.02 	 2.021 2.022 2.023 2.024 2.025 
TIME (s) X 10-5 
Figure 4.16: Time Domain Capture of a 249MHz Signal at -5dBm 
4.2.5 Determining the SFDR and Intermodulation 
Once the system had satisfied the functional testing, the analogue performance needed 
to be determined in terms of SFDR. This was accomplished by examining a selection of 












4.2.5.1 Channel I 
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Figure 4.18: FFf of a 1400MHz signal at -lOdBm 
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o 	 0.5 1 1.5 2 2.5 
FREQUENCY (Hz) 
X 108 
Figure 4.20: FFr of a 300MHz signal at -5dBm 
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4.2.5.2 Channel Q 
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X 10
Figure 4.23: FFfofa 125MHzsignal at-lOdBm 
FFT ON 249 MHz SIGNAL AT -5dBm 
0,--------,---------,--------,---------.--------. 
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Figure 4.25: FFr of a 1400MHz signal at OdBm 
4.2.5.3 Two-Tone Intermodulation 
Figures 4.26 and 4.27 show the frequency spectrum of two tone intermodulation test con­




























4.2.5.4 Channel I 
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FREQUENCY (Hz) 8 
X 10
Figure 4.26: FFf of Two Tone Inputs at 200MHz and 202MHz 
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4.2.5.5 Channel Q 

























1.7 	 1.8 1.9 2 2.1 2.2 2.3 
FREQUENCY (Hz) 
Figure 4.27 : FFf of Two Tone Inputs at 200M Hz and 202M Hz 
A discussion of the test results follow in the next Section. 
4.3 Analysis of th  Performance Testing Results 
The on-board frequency synthesizer did not perform as expected. The ADC08D500 
sampling clock requires a minimum differential voltage of ~ OAVpp which equates to 
~ O.8Vpp before the BALUN differential conversion. Figure 4.10 showed that the fre­
quency synthesizer only provided ~ O.16Vpp and thus was not able to be used as the sam­
pling clock. A 2 : I BALUN such as the Minicircuits ADTL2-18+ used in [28] should 
rather be implemented in design in order to increase the differential voltage levels to an 
appropriate value. The other issue was, that although the VCO frequency spectrum peak 
(Figure 4.11) exhibited a SNR of ~ 50dB, it was located at ~ 460MHz with the PLL 
programmed to have a VCO setpoint of 500MHz. This indicated that the VCO tuning 
voltage from the loop filter was below the VCO input tuning sensitivi ty9. A SPICE simu­
lation - which can be found in Appendix D - was conducted to compare the AstroGIG an 











National Semiconductor Gig Board loop with the 
30dB more than former. the values of the Gig design would 
put measured loop filter of::::: 150mV in the center the 
VCO tuning range. Due to these factors measurements not be taken be 
to the WebBench design lO . 
The SWR - for both channels was seen to be below 2 : I frequencies :s: 1.5GHz 
thus the AFE has an operating of 2:: 66% with only :s: 9.54 dB retum 
The sharp decrease in the SWR (retum channel I at::::: IGHz could not be 
explained and requires a thorough The AFE 3.45dB 
out the specified frequency range I 5MHz:S: I :s: 1500MHz. This is evident from 
amplitude of the time domain signals of 4.2.4. These also 
that both source and generator drifted with time as they were not 
digital instruments. 
The noise floor was determined to be and :::::-60dB for channel I and Q 
tively. The discrepancy in the two was attributed to drift of the exter­
sampling 'clean' of Figures 4. and 4.13 showed that the 
there was no coupling of leaking clocks into the digitizing system. From the 
FFT's shown in 4.25 it can seen that the was around::::: 
performance is acceptable most signal applications the 
HSHS. The actual SFOR could be as the artifacts in the frequency are 
due to the following: 
• Coupling 	of PM bands into the :::::3m cables used to feed the 
signals the AstroGIG 11 • 
• Harmonics at mil ± nh m, where II and are the 500MHz clock signal and 
signal respectively. A table of these was calculated up to the 5th _ 
order M"Y'\,"n.,,,~12. These were found to alias back into the I st Nyquist 
zone and contribute to the seen in 4.17 
The two-tone intermodulation tests were conducted with an input power level -5dBm 
(50n) and frequencies of 200M Hz (/1) and 202M Hz (/2). The third order should 
lie at ± and 212 ± 11 or I and 204MHz respectively These products 
4.27 because the data - from which these figures could not be seen in 
were created needed to be with a Hann filter in order to reduce the ringing. 
If the input power were also increased to maximum the magnitude the products 
would also increase significantly. 
to Section 2.3.4 

II See 4.7 















The aim of this project was to design, develop and implement a high-speed data capture 
card for the HSHS. The following conclusions as to the success of the project were drawn 
up: 
A hardware platform was developed that conformed to the user requirements for the 
HSHS. The design and implementation process included : 
• 	Transforming the user specifications into pure electrical engineering terms as well 
as understanding the principles and concepts involved in mixed signal design (ana­
logue and digital signals). 
• Schematic capture, board layout/routing and simulation of the routed PCB with the 
interpretation of the simulated results in making minor adjustments to the design . 
• 	FPGA firmware development in both VHDL and Veri log. 
A low cost design was achieved as the AstroGIG is approximately ZAR 8000 cheaper 
than an OTS unit with similar functionality. Coupled by the AstroGIG having four times 
better theoretical output data rate than these OTS units, it is thus approximately the same 
order of magnitude more cost effective to implement. It can therefore be seen that the 
AstroGIG is capable of competing with these units in a cost sensitive environment and 
can therefore reach a broader target market. 
The system showed that it was capable of functioning within a multi-platform 1 PCI­
Express environment. Although time constraints did not alIow data to be streamed through 
the PCI-Express interface, the PCI-Express Endpoint IP Core Demo provided a test-bench 
on which to base that this capability is possible through further development. 











The on-board frequency synthesizer did not perform as expected. The reasons for this 
were that the AstroGIG loop filter output voltage was below the input tuning sensitivity 
of the VCOI90-492T2 and the I: I BALUN used to perform the differential conversion 
only transmitted -3dB power to the ADC clock input. However, this can be corrected 
by using the same technique as the National Semiconductor Big Gig Reference Board 
by implementing the Minicircuits ADTL2-18+ 2: IQ BALUN. Due to these factors jitter 
measurements could not be taken and be compared to the WebBench design3. 
In terms of analogue performance, the system was found to be adequate for the signal 
processing applications of the HSHS. The SWR - for both input channels - was seen to be 
below 2 : 1 for frequencies :s; 1.50Hz and thus the analogue front end has an operating 
efficiency of 2: 66% with only :s; 9.54 dB return loss. The sharp decrease in the SWR of 
channel I at ~ 10Hz could not be properly explained. The APE provided 3.45dB gain 
throughout the specified frequency range I where 5MHz:S; I :S;1500MHz. The noise floor 
was seen to be at ~-65dB, with an average SFDR of ~40dB for both input channels. No 
significant coupling of leaking clocks into the digitizing system were found in determin­
ing the noise floor. The spurs seen in the frequency domain plots were attributed to the 
coupling of FM radio signals (88MHz-108MHz) as well as aliased signal harmonics in the 
1SI Nyquist zone at frequencies mIl ±nh m, nEZ. Clock/signal sources - used to inject 
the sampling signals - also drifted in frequency and amplitude which was evident from the 
time domain plots and thus also contributed to increased spurs. The third order products 
of Figures 4.26 and 4.27 could not be seen because the data needed to be apodized with a 
Hann filter to reduce the ringing as well as increasing the input power levels. 
A list of board errata is given in Appendix E. 
The QDR-ll memory remains untested. 
2Refer to Section 2.3 .3 












Based on these conclusions, the following suggestions for future work and design im­
provements are reconunended: 
Use the x4 lane PCI-Express Interface for data-streaming. To realize the full poten­
tial of the AstroGIG, firmware must be written to allow captured samples to be streamed 
across the x4 PCI-Express interface at an optimized rate. Further integration into the 
HSHS would also include a FFT of the sampled data to be preformed on the FPGA in or­
der to to reduce the PCI-Express data bandwidth as well as the required PC computations. 
Migrate to a Linux driver. Linux provides a robust, modifiable and most importantly 
an open-source operating system. An open-source driver can thus be development Linux 
that maps the sampled data to a pre-defined memory space for user operations without the 
need for proprietary software . 
Investigate the decrease in SWR. Investigate whether the sharp decrease in the SWR of 
channel I at ~ IGHz has a negative impact on the digitizers analogue performance . 
Implement the QDR-II memory. Firmware needs to written in order to implement the 
QDR-II memory for data storage and buffering. 
Incorporate the 'design fixes'. Design improvements - listed in Appendix E - should be 
incorporated in subsequent versions of the AstroGIG. 
Extend the design for x8lane PCI-Express. An increased theoretical output data rate up 
of ::;2GB/s would negate the latency issues described in Section 2.4. This would require 





















BALUN Simulation Octave Code 
%TCl-1-13M+/ADTL2-18+ balun is a current balun, or choke balun, forcing equal and opposite currents to 
flow on the line, If the line and the terminating load is perfectly symmetrical, the voltage baluns will 
force the voltages to be equal and opposite and thus the currents flowing from the balun output terminals 
will be equal and opposite and there will be no eM-current on the line, If, however, the line is not 
symmetrical unequal currents, resulting in CM-currents, will appear leading to line radiation. 
,SM. LUTH.SE/-URBAN/MASTER/THEORY/4.HTML) 
'l. Using LectlO.pdf assume Zo sqrt«L-MJ!C) RLoad for differential impedance characteristic (lossless 
line) 
Yo For a matched condition (assumed) the Zin ; Ze. Therefore using a 50 Ohm source we need Zin to equal 
50 Ohms. The formula for Zin is given neatly in M Pozar, On the output accoring to many pdf's in Balun 
directory, the Zout/Zloud/Rload must be equal to r*Zs = r*Zin where r is the impedance ratio from output 
secondary to input primary winding. 
7. Using the ABCD matrix and the relations for the current balun (above) we see 2 relationships: Yo If 
lin = I and Yin =V then Vout=Vin.'sqrt(r) and rin = Iout,',qrt(r). 
I. Therefore using the a~ove relations and Zin 
we must make Zo the subject of the formula 
YoNEED TO GET Zo 50 OH!lS 




r Yoimp ratio 

Rsource 50 ; %50 Ohm sourCe (Given) 

Zin = Rsource Yo source must see a match (assumed) 

Cl 0; 1.O.02e-12; Yo from adc08d500 datasheet ---->put o for ideal case 

F le9; 'l. IGHz signal 

R_Termination = 0 25:300; 

ADCZin 100/0+ j ,*2 .•pi. *F . -Cl ,*100) ; 

1.1.y.y.1.'l.'l.YoYoYo'l.%%%'l.%y.y.'l.YoYoYo'l.YoYo'l.'l.'l.'l.'l.'l.%1.y.YoYo'l.y.'l.Yo Yo Setting the vector of Rload Rload 

Rload(l) = 1./«1./(ADC_Zin))); 























A = 0.8; % input amplitude sine wave 
Vs = A*sin(2.*pi.*F.*x); % input Vs 
L Line le-9; !.Line inductance set as a contant 
C_Line = le-9; 'l.Line capacitance set as a contant 
WaveLength = (l./(F*sqrt(L_Line*C_Line))); % working 1 lGHz 
1 = WaveLength./10; % typically < wavelength /10 
t=tanh(Gamma.*l); % for lack of a better constant 
'l~ake Zo the subject of the equation 
Zo_1=«(Zin-Rload)+9qrt«Zin-Rload).-2+(4.*t.*t.*Zin.*Rload)))./(2.*t)); % solution 
Zo_2=«(Zin-Rload)-sqrt«Zin-Rload).-2+(4.*t.*t.*Zin.*Rload)))./(2.*t)); % solution 2 
'l. Now in order to choose a Zo solution the reflection co-eft must be minimised for betYeen Zo and Rload! ! 
Relflection_Load= (Rload-Zo_l) . /(Rload+Zo_l); % releflection at the load 

temp = 5400; 

for s = l:length(Relflection_Load) 

if (abs(Relflection_Load(s)) == 0) 





fprintf( "Characterist ic _Soll %g\n", Zo_l (temp)); fprintf ("Characteri stic_So12 %g\n", Zo_2( temp)); fprintf(" Ideal 
Load 7.g\n",Rload(temp)); fprintf("Termination Used 'l.g\n",R_Termination(temp)); 
Voutl = (r).*«(Rload(temp)./2).*(Vs))./(Rload(temp) . *cosh(Gamma.*l)+Zo_l(temp).*(sinh(Gamma.*l)))); %diff 
Vout 1 
Vout2 = (r) .*«-1.*(Rload(temp)/2) .*(Vs)) ./(Rload(temp) .*cosh(Gamma.*l)+Zo_1(temp) .*(sinh(Gamma.*l)))); 
% diff Vout 2 
Vout_Diff_pp= Voutl - Vout2; 7. output voltage Vpp 
Relflection_Zin=(Zo_l(temp)-Zin)./(Zo_l(temp)+Zin) 7. releflection co-eff 
Relflection_Load= (Rload(temp)-Zo_l(temp))./(Rload(temp)+Zo_l(temp)) 7. releflection at the load 
VSWR_Zin= (l+abs(Relflection_Zin)) . /(l-abs(Relflection_Zin)) 7.VSWR Gen 
7.plotting results 7. hold on; 
if r==l 
figure; 






. i.> .> ; ~ 
I
1e-
Gamma = j.+2+pi+F+sqrt(L_Line+C_Line); 
+ rt( ine+C. ») ; ~ I
I t ./l ~ ;:
I ~ 
.1=«( i - l sqrt i - l + >t.* in.>Rload»)./( .*t» ~ 
( in- load)-sqrt«Zin-Rload). - 2+(4.*t.+t.*Zin.> l » ./(2 . » ~ 
f. f w
i . - o. ~ 
:length(Relflect ion.
.Load(s» 
" h r . ~g\n", » ( r teri tic. I ~g\n", 2(te p»  ("
~g\n", load(t p» ; ~g\n" Termioat em »;
> (te p)./2).>(Vs»./(Rload(temp).>cosh(Gam a.+I)+Zo_l(temp).*(si .+I»» ~diff
> + > s»  >c s ( +l ( a a.*I»»
~ 
iff. ~
. i .l(temp)-Zin)./( l(t ~
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subplot(2,l,2) plot(abs(Vout_Diff_pp)./2,'r'); title('Vpp FOR POSTIVE DIFFERENTIAL ~ THE LOAD'); xlabel('Time 

[s)') ylabel('Peak-Peak Voltage [V),) 







subplot(2 , l,l) plot(Vs) title('INPUT VOLTAGE FROM THE SOURCE Vs'); xlabel('Time [s)') ylabel('Voltage 

[V) ') 
subplot(2,l,2) plot(abs(Vout_Diff_pp) . /2,'r'); title('Vpp FOR POSTIVE DIFFERENTIAL ~ THE LOAD'); xlabel('Time 
[s),) ylabel('Peak-Peak Voltage [V),) 
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Pow~r CfjlcnblOi Rt1IO'1 
Powtr ModellDformltioD 
Power Model Format 
Power Mode! Values 
Power Model Stalus 





















Power Esi . Design Vce 
Power Esl, Design Vccaux 
Power Est. Design Veej 
Power Esl . Design Vccpll 
Power Est. DeSign Vedo 3.3 
Power Est Design Veeio 2 5 
Power Est. Design Veeio 1 8 
Power Est. Design Vecio 1 5 
Power Est Design VcciIJ 1.2 
Power Est. Design VCGb 
Power Est. DeSign Vccxp 
Total Power Est. Design 
1« Summ",) 
Icc Est. Design Vee 
Icc Est Design Vccaux 
Icc Est Design Vccj 
Icc Est. Design Vccpll 
Icc Est. Design Vcclo 3.3 
Icc Est. Design Vccio 2,5 
Icc Est. Design Vecio 1,8 
Icc Est. Design Vccio 1,5 
Icc Est, Design Vwo 1.2 
Icc Est. Design Veeb 
Icc Est, DeSign Vccxp 
Total Ice Est. Design 





ispLEVER 7.0 - Power Calculator 7.0 
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TOlal EBR Power 
OSP 










Total PLL Power 
DLL 
Total OLL Power 
DQSDLL 
ToIal DQSOLL Power 
2of'; 
41 .22'C 
Dyn. Pwr 0.0030 W 
Dyn. Pwr 0.0892 W 
Dyn Pwr 0.0477 W 
Dyn. Pwr 0.0285 W 
Dyn. Pwr 0.0W 
Dyn PwrO.OW 
Dyn. Pwr 0.0W 
Dyn. Pl'lr 0.0W 
Dyn. Pwr 0.0W 
Dyn. Pwr 0.0 W 
0.2966W 
Oyn Pwr 0.5583 W 
Dyn, Pwr 0.4466 W 
Dyn. Pwr 0.8039 W 
Dyn. Pwr 0.8039 W 
Dyn. Pwr 0.4466 W 
Dyn. Pwr 0.4466 W 
Dyn. Pwr 0.4466 W 
Dyn. Pwr 0.4468 W 
Dyn, Pwr 0.335 W 
Dyn. Pwr 0.2233 W 
4.971 W 
Dyn. Pwr 0,0035 W 
Oyn. Pwr 0.0021 W 
Dyn. Pwr 0.2869 W 
Dyn. Pwr 0,0 W 
Dyn, Pwr 0.197 W 
Dyn. Pwr 0.0158 W 
Dyn. Pwr 2.0E-4 W 
Dyn. Pwr 0,0104 W 
Oyn. Pwr 0.035 W 
Dyn. Pwr 0.0104 W 
Dyn. Pwr 0.0104 W 
0.2139W 
Oyn. Pwr 0.0665 W 
0.0952 W 
0.0027 W 
Dyn, Pwr 0,0094 W 
Oyn. Pwr 0.0075 W 
Oyn. Pwr 0.0135 W 
Oyn, Pwr 0.0135 W 
Oyn. Pwr 0,0075 W 
Oyn . Pwr 0.0075 W 
Oyn . Pwr 0.0075 W 
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PCle Dyn Pwr 0.0 W 
Tolal SERDES Power 0.4789W 
\1i.« 
































3 Analyze it Design II,m!p'U' 
Filter Parameters . (omp nent-s , ,wrDesig,,~ 
.,~ I _ II' 
Congratulations on designing your Loop Filter! This section shows your current design which includes your 
PLL, VCO, and component values for the Loop Filter. You can change your specifications to view new 
component values, or you can simulate your Loop Filter Design in Analyze a Design. If you wish to use 
altemative standard components Of define custom component values, click on Select Alternative Part. 
Your Design #17 
Design Name 
AstroGIG Frequenc~' Sythesiser . 'f .­
Model Description Fmax Fmin Price (Mhz)(Mhz)(1 k qty) Options 
LMX2313U Low Power PLL 600 45 $1.26 
VC0190-492T Sirenza VCO 517 466 
Recommended Components "rnlJlifiljdl NitillD7NO 
Name Ideal Value Sid Value %Diff Vendor Part# Size Type Tol 
Cl 240.0 pF 270.0 pF 12.50 % Custom Custom 0603 X7R 10.00 % 
C2 6.B nF 6.8 nF 000% MuRata GRM42-6COG682J50AI206 COGiNPO 5.00% 
C3 620.0 pF 560.0 pF 9.68% Custom Custom 0805 NPO 5.00% 
R2 1.6 Kohm 1.6 Kohm 0.00 % Vishay-Oa!e CRCWOB05-162JT 0805 0 5.00 % 
R3 560.0 Ohm 560.0 Ohm 0.00 % Vishay-Dale CRCW0805-561JT 0805 0 5.00% 
Now Analvze a Design 
Loop Filter Specification 
Comparison Frequency p:ooo KHz !JgjQ Output ~MHz Frequency . 
Part Specific Parameters Filter Parameters 
AdjTolerance (help) %DiH
Value 
46.5 Charge Pump Gain ~mA ~ Phase Margin ~ Oeg , 0\ 3.1 %~ Deg 
Loop 33.2VCO Gain ~MHzN~ ro- KHz IAuto help 232.0 %Bandwidth KHz 
VCO Input Capacitance jiOO pF !JgjQ T3fT1 Ratio ~% I Auto - ~ 5.1 % 87.2 % 
Update Deoign I 
Loop Filter OptimiZlltion 
Spur Gain Constraints Optimization Method (bmill 
Spur Offset Frequency 11000 KHz Optimize for r Spur Gain 
Locktime Constraints Optimization Constraints Achieved Value 
Initial Frequency Max Lock Trme 500 uS bg!Q 129.5 uS1FM~Ending Frequency 517 MHz Max Spur Gain Is dB bg!Q 2,8dB 
Tolerance 10 Hz Max High Order Cap 11500 pF !2£!!? 620.0 pF 
Advanced Settings 
Fj~ef Order 13rd Order bg!Q Resistor Tolerance 
C Allow 2 Parallel Capacitors for Standard Value of C2 ~ Capacitor Tolerance 
W1Yr---+T--........,r--...... ,
' 11 , , --...\...Jr--......--1111--+---11 1' 
Quick Search P~IIrnP.t. 'rk liee Our Product Back ToI Search DisclaImer Tree Webench 
Site Map .About "Coo.kres" . National is ISOfTSI6949 Certi fied . PriYBcy/Secunty Statement 
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The following errata should be incorporated into of the As­
troGIG: 
1. 	 Remove Jl2 from the design. 
2. 1 to 3V3 through a current 	 18n). 
3. 	 Place (on resistors) on routes the rPM-CU',-., of the 
and This also allows the on resistors to be replaced by appropriate cur­
rent to counteract signal overshoot 
4. 	 a testpoint on the FoLD pin of the 13U. 
5. 	 for the National Semiconductor Reference Board loop filter 
in order to acheive the correct VCO 
6. 	 T3 to the ADTL2-18+ I Balun so that the differntial output 
meets the minimum ADC input clock requirements. 
7. 	 a header pin in jumper 
8. 	 Add extra pushbuttons and LEDs on FPGA I/O. 
9. 	 Reverse all the silkscreen marking because the 
the negative side of the capacitor and not the conventional positive side. 
















This DVD is included with the and all the source code, 
files, documentation and simulations not included in the written thesis. 
It must be noted that some of the do not An1cAnrY\ with 
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